EEWORLDEEWORLDEEWORLD

Part Number

Search

BSP254A

Description
TRANSISTOR 200 mA, 250 V, P-CHANNEL, Si, SMALL SIGNAL, MOSFET, TO-92, PLASTIC, SOT-54 (TO-92) VARIANT, 3 PIN, FET General Purpose Small Signal
CategoryDiscrete semiconductor    The transistor   
File Size96KB,5 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric View All

BSP254A Overview

TRANSISTOR 200 mA, 250 V, P-CHANNEL, Si, SMALL SIGNAL, MOSFET, TO-92, PLASTIC, SOT-54 (TO-92) VARIANT, 3 PIN, FET General Purpose Small Signal

BSP254A Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeTO-92
package instructionCYLINDRICAL, O-PBCY-T3
Contacts3
Reach Compliance Codeunknow
ECCN codeEAR99
Other featuresLOGIC LEVEL COMPATIBLE
ConfigurationSINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage250 V
Maximum drain current (Abs) (ID)0.2 A
Maximum drain current (ID)0.2 A
Maximum drain-source on-resistance15 Ω
FET technologyMETAL-OXIDE SEMICONDUCTOR
Maximum feedback capacitance (Crss)15 pF
JEDEC-95 codeTO-92
JESD-30 codeO-PBCY-T3
JESD-609 codee3
Number of components1
Number of terminals3
Operating modeENHANCEMENT MODE
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeROUND
Package formCYLINDRICAL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeP-CHANNEL
Maximum power dissipation(Abs)1 W
Certification statusNot Qualified
surface mountNO
Terminal surfaceTin (Sn)
Terminal formTHROUGH-HOLE
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
transistor applicationsSWITCHING
Transistor component materialsSILICON
Help! Digital Logic Circuits
...
help003 Analog electronics
Several issues about gate drivers
Several issues about gate drivers...
QWE4562009 Discrete Device
Physical address of DDR3 on DE1-SoC board?
[align=left][color=#000000]I recently used the[/color][font=Calibri][color=#000000]DE1-SoC[/color][/font][color=#000000] board to do an experiment, and I needed to use[/color][font=Calibri][color=#000...
cncqzxj FPGA/CPLD
In-depth analysis | RF front-end technology in the 5G era
With the advent of the 5G era, network base stations and user devices (such as mobile phones) have become thinner and smaller, and their energy consumption has also become lower. In order to fit small...
alan000345 RF/Wirelessly
XILINX FPGA Chip
I originally wanted to design and make an FPGA learning board by myself, taking XC7A100T as an example. I planned to buy two samples, but found that the price was ridiculously expensive, 700 RMB. Is i...
Fred_1977 FPGA/CPLD
Problems with player OSD overlay under Windows CE
Come on, everyone, stop and come in to see the problem, express your opinions, and help solve the problem~ I am currently making a player using TCPMP. The function I want to achieve is that when the f...
6565 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2921  1604  1832  343  1036  59  33  37  7  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号