EEWORLDEEWORLDEEWORLD

Part Number

Search

54LS244FMQB

Description
Bus Driver, LS Series, 2-Func, 4-Bit, True Output, TTL, CDFP20, CERAMIC, FP-20
Categorylogic    logic   
File Size828KB,8 Pages
ManufacturerRochester Electronics
Websitehttps://www.rocelec.com/
Download Datasheet Parametric Compare View All

54LS244FMQB Overview

Bus Driver, LS Series, 2-Func, 4-Bit, True Output, TTL, CDFP20, CERAMIC, FP-20

54LS244FMQB Parametric

Parameter NameAttribute value
MakerRochester Electronics
Parts packaging codeDFP
package instructionDFP,
Contacts20
Reach Compliance Codeunknown
Other featuresMIN INPUT HYSTERESIS = 0.2V
seriesLS
JESD-30 codeR-GDFP-F20
Logic integrated circuit typeBUS DRIVER
Number of digits4
Number of functions2
Number of ports2
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)18 ns
Certification statusNot Qualified
Maximum seat height2.286 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
width6.731 mm

54LS244FMQB Preview

D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
54LS244 DM74LS244 Octal TRI-STATE Buffers Line Drivers Line Receivers
August 1989
54LS244 DM74LS244 Octal TRI-STATE
Buffers Line Drivers Line Receivers
General Description
These buffers line drivers are designed to improve both the
performance and PC board density of TRI-STATE buffers
drivers employed as memory-address drivers clock drivers
and bus-oriented transmitters receivers Featuring 400 mV
of hysteresis at each low current PNP data line input they
provide improved noise rejection and high fanout outputs
and can be used to drive terminated lines down to 133X
Y
Y
Y
Features
Y
Y
Y
Y
Y
TRI-STATE outputs drive bus lines directly
PNP inputs reduce DC loading on bus lines
Hysteresis at data inputs improves noise margins
Typical I
OL
(sink current)
54LS
12 mA
74LS
24 mA
Typical I
OH
(source current)
b
12 mA
54LS
b
15 mA
74LS
Typical propagation delay times
Inverting
10 5 ns
Noninverting 12 ns
Typical enable disable time 18 ns
Typical power dissipation (enabled)
Inverting
130 mW
Noninverting 135 mW
Connection Diagram
Dual-In-Line Package
TL F 8442 – 1
Order Number 54LS244DMQB 54LS244FMQB 54LS244LMQB
DM74LS244WM or DM74LS244N
See NS Package Number E20A J20A M20B N20A or W20A
Function Table
Inputs
G
L
L
H
A
L
H
X
Output
Y
L
H
Z
L
e
Low Logic Level
H
e
High Logic Level
X
e
Either Low or High Logic Level
Z
e
High Impedance
TRI-STATE is a registered trademark of National Semiconductor Corporation
C
1995 National Semiconductor Corporation
TL F 8442
RRD-B30M105 Printed in U S A
Absolute Maximum Ratings
(Note)
If Military Aerospace specified devices are required
please contact the National Semiconductor Sales
Office Distributors for availability and specifications
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range
b
55 C to
a
125 C
54LS
DM74LS
0 C to
a
70 C
b
65 C to
a
150 C
Storage Temperature Range
Note
The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed The device should not be operated at these limits The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings
The ‘‘Recommended Operating Conditions’’ table will define
the conditions for actual device operation
Recommended Operating Conditions
Symbol
V
CC
V
IH
V
IL
I
OH
I
OL
T
A
Parameter
Min
Supply Voltage
High Level Input Voltage
Low Level Input Voltage
High Level Output Current
Low Level Output Current
Free Air Operating Temperature
b
55
54LS244
Nom
5
Max
55
Min
4 75
2
07
b
12
DM74LS244
Nom
5
Max
5 25
Units
V
V
08
b
15
45
2
V
mA
mA
C
12
125
0
24
70
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Symbol
V
I
HYS
V
OH
Parameter
Input Clamp Voltage
Hysteresis (V
T
a
b
V
T
b
)
Data Inputs Only
High Level Output Voltage
Conditions
V
CC
e
Min I
I
e b
18 mA
V
CC
e
Min
V
CC
e
Min V
IH
e
Min
V
IL
e
Max I
OH
e b
1 mA
V
CC
e
Min V
IH
e
Min
V
IL
e
Max I
OH
e b
3 mA
V
CC
e
Min V
IH
e
Min
V
IL
e
0 5V I
OH
e
Max
V
OL
Low Level Output Voltage
V
CC
e
Min
V
IL
e
Max
V
IH
e
Min
V
CC
e
Max
V
IL
e
Max
V
IH
e
Min
V
CC
e
Max
V
CC
e
Max
V
CC
e
Max
I
OL
e
12 mA
I
OL
e
Max
V
O
e
2 7V
V
O
e
0 4V
V
I
e
7V (DM74)
V
I
e
10V (54LS)
V
I
e
2 7V
V
I
e
0 4V
54LS
DM74
I
CC
Supply Current
V
CC
e
Max
Outputs Open
Outputs High
Outputs Low
Outputs Disabled
Note 1
All typicals are at V
CC
e
5V T
A
e
25 C
Note 2
Not more than one output should be shorted at a time and the duration should not exceed one second
Min
Typ
(Note 1)
Max
b
1 5
Units
V
V
02
DM74
54LS DM74
54LS DM74
54LS DM74
DM74
27
24
2
04
34
V
04
05
20
b
20
V
I
OZH
I
OZL
I
I
I
IH
I
IL
I
OS
Off-State Output Current
High Level Voltage Applied
Off-State Output Current
Low Level Voltage Applied
Input Current at Maximum
Input Voltage
High Level Input Current
Low Level Input Current
Short Circuit Output Current
mA
mA
mA
mA
mA
mA
01
20
b
0 5
b
50
b
40
b
200
b
225
V
CC
e
Max (Note 2)
13
27
32
23
46
54
mA
2
Switching Characteristics
at V
CC
e
5V
Symbol
t
PLH
t
PHL
t
PZL
t
PZH
t
PLZ
t
PHZ
t
PLH
t
PHL
t
PZL
t
PZH
Parameter
Propagation Delay Time
Low to High Level Output
Propagation Delay Time
High to Low Level Output
Output Enable Time to
Low Level
Output Enable Time to
High Level
Output Disable Time
from Low Level
Output Disable Time
from High Level
Propagation Delay Time
Low to High Level Output
Propagation Delay Time
High to Low Level Output
Output Enable Time to
Low Level
Output Enable Time to
High Level
T
A
e
25 C (see Section 1 for Test Waveforms and Output Load)
54LS Max
18
18
30
23
25
18
DM74LS Max
18
18
30
23
25
18
21
22
33
26
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Conditions
C
L
e
45 pF
R
L
e
667X
C
L
e
45 pF
R
L
e
667X
C
L
e
45 pF
R
L
e
667X
C
L
e
45 pF
R
L
e
667X
C
L
e
5 pF
R
L
e
667X
C
L
e
5 pF
R
L
e
667X
C
L
e
150 pF
R
L
e
667X
C
L
e
150 pF
R
L
e
667X
C
L
e
150 pF
R
L
e
667X
C
L
e
150 pF
R
L
e
667X
Note
54LS Output Load is C
L
e
50 pF for t
PLH
t
PHL
t
PZL
and t
PZH
3
Physical Dimensions
inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS244LMQB
NS Package Number E20A
20-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS244DMQB
NS Package Number J20A
4

54LS244FMQB Related Products

54LS244FMQB 54LS244LMQB
Description Bus Driver, LS Series, 2-Func, 4-Bit, True Output, TTL, CDFP20, CERAMIC, FP-20 Bus Driver, LS Series, 2-Func, 4-Bit, True Output, TTL, CQCC20, CERAMIC, LCC-20
Maker Rochester Electronics Rochester Electronics
Parts packaging code DFP QLCC
package instruction DFP, QCCN,
Contacts 20 20
Reach Compliance Code unknown unknown
Other features MIN INPUT HYSTERESIS = 0.2V MIN INPUT HYSTERESIS = 0.2V
series LS LS
JESD-30 code R-GDFP-F20 S-CQCC-N20
Logic integrated circuit type BUS DRIVER BUS DRIVER
Number of digits 4 4
Number of functions 2 2
Number of ports 2 2
Number of terminals 20 20
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C
Output characteristics 3-STATE 3-STATE
Output polarity TRUE TRUE
Package body material CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED
encapsulated code DFP QCCN
Package shape RECTANGULAR SQUARE
Package form FLATPACK CHIP CARRIER
propagation delay (tpd) 18 ns 18 ns
Certification status Not Qualified Not Qualified
Maximum seat height 2.286 mm 1.905 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology TTL TTL
Temperature level MILITARY MILITARY
Terminal form FLAT NO LEAD
Terminal pitch 1.27 mm 1.27 mm
Terminal location DUAL QUAD
width 6.731 mm 8.89 mm
The minimum delay unit of VXworks wdStart()
I would like to ask: When calling the watchdog timer wdStart(timerID, delayTicks) in VXworks, what is the minimum value of delayTicks allowed? Is 0 OK? I have searched a lot of information, but I can'...
1581582 Real-time operating system RTOS
Evaluate network communication speed
:)...
ddllxxrr FPGA/CPLD
Are ASIC and FPGA merging or competing with each other?
I recently attended a seminar where Fujitsu Semiconductor's ASIC/COT business department was promoting two sets of innovative 55nm standard cells that they will launch next year, and providing ASIC de...
芯芯之火 FPGA/CPLD
Wireless module cleaning and maintenance tips
Wireless modules transmit data wirelessly, which is easier to maintain than wired communication. The module will go through multiple processes during the production process. There will be dust and deb...
成都亿佰特 RF/Wirelessly
How to do MP3 and JPG decoding on ARM
I use ARM to decode MP3 and JPG. I found that the effect is not good. Where can I find better pure C code software to decode MP3 or jpg code?...
hjd85 ARM Technology
CCBN2010 Random Thoughts: Where will DiiVA and WAPI national standards go?
CCBN2010 has started. I visited many manufacturers and talked with many technicians in the morning. I found that everyone was not optimistic about the two standards, DiiVA and WAPI. Some technicians e...
天天谈芯 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1721  2119  1437  1766  1119  35  43  29  36  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号