EEWORLDEEWORLDEEWORLD

Part Number

Search

550BE311M040BG

Description
LVDS Output Clock Oscillator, 311.04MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size556KB,44 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550BE311M040BG Overview

LVDS Output Clock Oscillator, 311.04MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550BE311M040BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknow
Maximum control voltage3.3 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate25 ppm
frequency stability20%
JESD-609 codee4
Manufacturer's serial number550
Installation featuresSURFACE MOUNT
Nominal operating frequency311.04 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si550
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(V CX O)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si550
Problems with downloading rbf files and fpga codes under linux
The pins used for downloading are: nConfig, nStatus, nConfigDown, DCLK, DATA. I wrote the timing according to the manual. When the rbf file is <= 128K, there is no problem downloading. But when the fi...
hami Linux and Android
USB adapter problem
I downloaded a CP210X driver from the Internet. After installing it, why can't I see a virtual COM port in the properties of my computer?...
64331351 Embedded System
TIVA launchpad uses FPU for high-speed dual-loop pid calculations
Hello everyone, I use the launchpad tm4c123gh6pm to make a control system. This system has two loops. The inner loop uses adc0 to sample an AC channel. After 16 hardware averages, it triggers an inter...
tanxiaoyao Microcontroller MCU
Component packaging standards
Is there any difference between the component packaging in the two standard systems of JEDEC and JEITA ? Please give me some advice. . . ....
lyklyz PCB Design
Why do serial port interrupts and timer interrupts conflict?
Why does the program always crash when I use the timer interrupt and the serial port interrupt at the same time?...
wxiaojin Microcontroller MCU
SPI interface problem of STM32 microcontroller
Hello everyone, the STM32F103R8T6 microcontroller has two SPI ports. According to the data sheet, pins 20-23 are SPI1_NSS, SPI1_SCK, SPI1_MISO, and SPI1_MOSI. How do these four pins correspond to the ...
xujuan868 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1603  2282  536  2580  2504  33  46  11  52  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号