TA78DL10S datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> TA78DL10S

TA78DL10S: DescriptionLOW DROPOUT VOLTAGE REGULATOR; CategoryPower/power management The power supply circuit; File Size254KB，7 Pages; ManufacturerToshiba Semiconductor; Websitehttp://toshiba-semicon-storage.com/

Download Datasheet Parametric Compare View All

TA78DL10S Overview

LOW DROPOUT VOLTAGE REGULATOR

TA78DL10S Parametric

Parameter Name	Attribute value
Maker	Toshiba Semiconductor
Parts packaging code	SFM
package instruction	, SIP3,.1ISO-TB
Contacts	3
Reach Compliance Code	unknow
ECCN code	EAR99
Adjustability	FIXED
Maximum drop-back voltage 1	0.6 V
Nominal dropback voltage 1	0.4 V
Maximum absolute input voltage	29 V
Maximum input voltage	26 V
Minimum input voltage	11 V
JESD-30 code	R-PSFM-T3
JESD-609 code	e0
Maximum grid adjustment rate	0.06%
Maximum load regulation	0.1%
Number of functions	1
Output times	1
Number of terminals	3
Working temperatureTJ-Max	150 °C
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output current 1	0.25 A
Maximum output voltage 1	11 V
Minimum output voltage 1	9 V
Nominal output voltage 1	10 V
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	SIP3,.1ISO-TB
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
surface mount	NO
technology	BIPOLAR
Terminal surface	TIN LEAD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	SINGLE
Maximum voltage tolerance	10%

Preview

Download Datasheet

View All

TA78DL10S Related Products

	TA78DL10S	TA78DL15S	TA78DL12S	TA78DL09S	TA78DL08S	TA78DL06S	TA78DL05S
Description	LOW DROPOUT VOLTAGE REGULATOR	LOW DROPOUT VOLTAGE REGULATOR	LOW DROPOUT VOLTAGE REGULATOR	LOW DROPOUT VOLTAGE REGULATOR	LOW DROPOUT VOLTAGE REGULATOR	LOW DROPOUT VOLTAGE REGULATOR	LOW DROPOUT VOLTAGE REGULATOR
Parts packaging code	SFM	SFM	SFM	SFM	SFM	SFM	SFM
package instruction	, SIP3,.1ISO-TB	, SIP3,.1ISO-TB	, SIP3,.1ISO-TB	, SIP3,.1ISO-TB	, SIP3,.1ISO-TB	2.54 MM PITCH, PLASTIC, HSIP-3	, SIP3,.1ISO-TB
Contacts	3	3	3	3	3	3	3
Reach Compliance Code	unknow	unknow	unknow	unknow	unknow	unknow	unknow
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Adjustability	FIXED	FIXED	FIXED	FIXED	FIXED	FIXED	FIXED
Maximum drop-back voltage 1	0.6 V	0.6 V	0.6 V	0.6 V	0.6 V	0.6 V	0.6 V
Nominal dropback voltage 1	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V
Maximum absolute input voltage	29 V	29 V	29 V	29 V	29 V	29 V	29 V
Maximum input voltage	26 V	26 V	26 V	26 V	26 V	26 V	26 V
Minimum input voltage	11 V	16 V	13 V	10 V	9 V	7 V	6 V
JESD-30 code	R-PSFM-T3	R-PSFM-T3	R-PSFM-T3	R-PSFM-T3	R-PSFM-T3	R-PSFM-T3	R-PSFM-T3
JESD-609 code	e0	e0	e0	e0	e0	e0	e0
Maximum grid adjustment rate	0.06%	0.08%	0.07%	0.05%	0.045%	0.036%	0.03%
Maximum load regulation	0.1%	0.15%	0.12%	0.09%	0.08%	0.06%	0.05%
Number of functions	1	1	1	1	1	1	1
Output times	1	1	1	1	1	1	1
Number of terminals	3	3	3	3	3	3	3
Working temperatureTJ-Max	150 °C	150 °C	150 °C	150 °C	150 °C	150 °C	150 °C
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Maximum output current 1	0.25 A	0.25 A	0.25 A	0.25 A	0.25 A	0.25 A	0.25 A
Maximum output voltage 1	11 V	16.5 V	13.2 V	9.9 V	8.8 V	6.6 V	5.5 V
Minimum output voltage 1	9 V	13.5 V	10.8 V	8.1 V	7.2 V	5.4 V	4.5 V
Nominal output voltage 1	10 V	15 V	12 V	9 V	8 V	6 V	5 V
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Encapsulate equivalent code	SIP3,.1ISO-TB	SIP3,.1ISO-TB	SIP3,.1ISO-TB	SIP3,.1ISO-TB	SIP3,.1ISO-TB	SIP3,.1ISO-TB	SIP3,.1ISO-TB
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
surface mount	NO	NO	NO	NO	NO	NO	NO
technology	BIPOLAR	BIPOLAR	BIPOLAR	BIPOLAR	BIPOLAR	BIPOLAR	BIPOLAR
Terminal surface	TIN LEAD	Tin/Lead (Sn/Pb)	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	SINGLE	SINGLE	SINGLE	SINGLE	SINGLE	SINGLE	SINGLE
Maximum voltage tolerance	10%	10%	10%	10%	10%	10%	10%
Maker	Toshiba Semiconductor	Toshiba Semiconductor	Toshiba Semiconductor	Toshiba Semiconductor	Toshiba Semiconductor	-	Toshiba Semiconductor

Recommended Resources

Dual voltage rectifier circuit

Dual tone electronic doorbell circuit

LT1121-5 typical application diagram

5V precision voltage reference circuit

Long distance water level telemeter circuit

Internal structure of MCl45030

/The RTC time displayed by gui overlaps, and the next time ARM displays the result, it will overwrite the last displayed result.: Everything is normal, the compilation in ADS can pass, and the surface can be simulated in AXD. The program is a cut from a tested normal program. Problem: For example, when second shows 20 at point (...; 87136226 ARM Technology

Do you want to improve your development skills? Do you want your salary to increase?: We set up this studio to provide a learning and entrepreneurial platform for embedded system software and hardware engineers. For those who want to learn embedded system software and hardware developm...; fys5627300 Embedded System

Ask about the pin setting before Altera FPGA configuration: When setting the FPGA's IO pins in the Pin Planner window of the Quartus II environment, what do "I/O Standard", "Reseved", "Current Strength" and "VREF Group" mean? How can I set them appropriately? ...; fangliball FPGA/CPLD

How to implement data exchange between two user-mode applications through a driver?: The serial port application (user mode) calls the virtual serial port and sends data to the virtual serial port. The service program (user mode) packages the data to be sent by the virtual serial port...; fgfz2003 Embedded System

The auxiliary power transformer of new energy vehicles has a power of 2.4-6.6kw. How small can its volume be?: The auxiliary power transformer of new energy vehicles has a power of 2.4-6.6kw. How small can its volume be?First, let's think about a question. In our understanding, how big does a flat transformer ...; 金昊德 Switching Power Supply Study Group

Lock-in amplifier circuit principle: 1. Structural circuit diagram　　2. Principle 　　The lock-in amplifier is actually an analog Fourier transformer. The output of the lock-in amplifier is a DC voltage, which is proportional to the signal ...; 灞波儿奔 Analogue and Mixed Signal

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components