DG508AY datasheet, PDF - EEWORLD Datasheet

DG508AY: DescriptionSingle-Ended Multiplexer, 1 Func, 8 Channel, SOIC; CategoryAnalog mixed-signal IC The signal circuit; File Size166KB，1 Pages; ManufacturerTEMIC; Websitehttp://www.temic.de/

Download Datasheet Parametric View All

DG508AY Overview

Single-Ended Multiplexer, 1 Func, 8 Channel, SOIC

Parameter Name	Attribute value
Maker	TEMIC
package instruction	SOIC
Reach Compliance Code	unknow
Analog Integrated Circuits - Other Types	SINGLE-ENDED MULTIPLEXER
JESD-30 code	R-PDSO-G
Number of channels	8
Number of functions	1
Maximum on-state resistance (Ron)	400 Ω
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
surface mount	YES
Maximum disconnect time	1000 ns
Maximum connection time	1000 ns
Terminal form	GULL WING
Terminal location	DUAL

High-precision liquid level control AD8221 precision instrument amplifier - summary: Due to various reasons, I was unable to complete the task on time this time, and I regrettably missed the grand prize. However, I also saw many things made by masters this time. The creativity and ide...; fxw451 ADI Reference Circuit

The output current of the grid-connected inverter is flattened at the peak: As shown in the figure above, ch2 (blue) is the waveform of the grid-connected inverter output circuit. The inverter is a grid-connected inverter topology structure isolated by a transformer: the sing...; tsaiwin Power technology

Happy Mid-Autumn Festival to the University Canteen: Recently, there was news that thousands of students in Henan Province smashed and destroyed the school cafeteria and canteen - it was really gratifying. Our school cafeteria is like most canteens in C...; fghdzb Talking

Pingtouge RVB2601 Open Source Application Innovation Collection Activity Award Ceremony, thank you for your companionship with the growth of the NationalChip ecosystem: Event details: Click here to learn moreFirst of all, thank you all for participating in and supporting the Pingtouge RVB2601 open source application innovation collection event, including the particip...; EEWORLD社区 XuanTie RISC-V Activity Zone

Regarding the issue of nios, please give me some advice: The following problem occurs when using Nios: No Nios II target connection paths were located. Check connections and that a Nios II .sof is downloaded. Click refresh connection, but nothing happens? ?...; wanyi223 FPGA/CPLD

Ask: 1 warning of timing analysis warning: Question: 1 warning of timing analysis warning [table][tr][td] When doing timing analysis, only one path does not meet the requirement: -0.044 ns 99.56 MHz (period = 10.044 ns) . . . . . . . If I add ...; psd0208 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components