EEWORLDEEWORLDEEWORLD

Part Number

Search

T89C51RD2-SMFI-L

Description
0 to 40MHz Flash Programmable 8-bit Microcontroller
File Size569KB,86 Pages
ManufacturerAtmel (Microchip)
Download Datasheet View All

T89C51RD2-SMFI-L Overview

0 to 40MHz Flash Programmable 8-bit Microcontroller

T89C51RD2
0 to 40MHz Flash Programmable 8-bit Microcontroller
1. Description
ATMEL Wireless and Microcontrollers T89C51RD2 is
high performance CMOS Flash version of the 80C51
CMOS single chip 8-bit microcontroller. It contains a
64 Kbytes Flash memory block for program and for data.
The 64 Kbytes Flash memory can be programmed either
in parallel mode or in serial mode with the ISP capability
or with software. The programming voltage is internally
generated from the standard V
CC
pin.
The T89C51RD2 retains all features of the ATMEL
Wireless and Microcontrollers 80C52 with 256 bytes of
internal RAM, a 7-source 4-level interrupt controller and
three timer/counters.
In addition, the T89C51RD2 has a Programmable
Counter Array, an XRAM of 1024 bytes, an EEPROM
of 2048 bytes, a Hardware Watchdog Timer, a more
versatile serial channel that facilitates multiprocessor
communication (EUART) and a speed improvement
mechanism (X2 mode). Pinout is either the standard 40/
44 pins of the C52 or an extended version with 6 ports
in a 64/68 pins package.
The fully static design of the T89C51RD2 allows to
reduce system power consumption by bringing the clock
frequency down to any value, even DC, without loss of
data.
The T89C51RD2 has 2 software-selectable modes of
reduced activity for further reduction in power
consumption. In the idle mode the CPU is frozen while
the peripherals and the interrupt system are still
operating. In the power-down mode the RAM is saved
and all other functions are inoperative.
The added features of the T89C51RD2 makes it more
powerful for applications that need
pulse width
modulation, high speed I/O and counting capabilities
such as alarms, motor control, corded phones, smart card
readers.
2. Features
80C52 Compatible
8051 pin and instruction compatible
Four 8-bit I/O ports (or 6 in 64/68 pins packages)
Three 16-bit timer/counters
256 bytes scratch pad RAM
7 Interrupt sources with 4 priority levels
ISP (In System Programming) using standard V
CC
power supply.
Dual Data Pointer
Variable length MOVX for slow RAM/peripherals
Improved X2 mode with independant selection for
CPU and each peripheral
2 k bytes EEPROM block for data storage
100K Write cycle
Programmable Counter Array with:
High Speed Output,
Compare / Capture,
Pulse Width Modulator,
Watchdog Timer Capabilities
Asynchronous port reset
Boot
FLASH contains low level FLASH
programming routines and a default serial loader
High-Speed Architecture
40 MHz in standard mode
20 MHz in X2 mode (6 clocks/machine cycle)
64K bytes on-chip Flash program / data Memory
Byte and page (128 bytes) erase and write
10k write cycles
On-chip 1024 bytes expanded RAM (XRAM)
Software selectable size (0, 256, 512, 768, 1024
bytes)
768 bytes selected at reset for T87C51RD2
compatibility
Rev. F - 15 February, 2001
Full duplex Enhanced UART
Low EMI (inhibit ALE)
Hardware Watchdog Timer (One-time enabled with
Reset-Out)
Power control modes:
Idle Mode.
Power-down mode.
1
The driver failed to start. Under [HKEY_LOCAL_MACHINE\Drivers\Active], the DLL numbers are inconsistent:
I wrote a GPIO driver, which can be successfully compiled and integrated into the OS. After startup, I checked the DLL information under [HKEY_LOCAL_MACHINE\Drivers\BuiltIn] and it was normal. However...
ccqingzhi Embedded System
FPGA Special Pins
FPGA Special Pins Cyclone II Series B Series B [b] Let's get started~~1/1. I/O, ASDO This pin is a dedicated output pin and can be used as an I/O pin in PS and JTAG modes. In AS mode, this pin is used...
zx_lx FPGA/CPLD
PC debugging tool for level measurement system based on capacitance digital converter AD7746 is in progress
First make a rough outline of the debugging interface of the host computer, and then modify the functions and interface based on the in-depth understanding....
蓝雨夜 ADI Reference Circuit
My evc4.0 compilation prompts fatal error LNK1181: cannot open input file 'commctrl
Anyone who knows please tell me...
lmingzhen Embedded System
Please advise on the alarm settings of pcf8563
I read the set time and it is normal, but when I write the value to the alarm register of pcf8563 and then read it, sometimes it is the same and sometimes it is different. Why is this?...
xss Embedded System
【TI DLP Creative Collection】+ HUD
[color=#333333][font=arial, 宋体, sans-serif]Head Up Display DLP shows its advantages in this aspect[/font][/color][font=arial, 宋体, sans-serif][color=#333333]As shown in the figure:[/color][/font] [alig...
574433742 TI Technology Forum

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2595  983  1965  950  804  53  20  40  17  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号