EEWORLDEEWORLDEEWORLD

Part Number

Search

1N5232CAR1

Description
5.6V, 0.5W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35
CategoryDiscrete semiconductor    diode   
File Size124KB,5 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Download Datasheet Parametric View All

1N5232CAR1 Overview

5.6V, 0.5W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35

1N5232CAR1 Parametric

Parameter NameAttribute value
MakerSTMicroelectronics
package instructionO-LALF-W2
Reach Compliance Codeunknow
ECCN codeEAR99
Shell connectionISOLATED
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeZENER DIODE
JEDEC-95 codeDO-35
JESD-30 codeO-LALF-W2
Maximum knee impedance1600 Ω
Number of components1
Number of terminals2
Maximum operating temperature200 °C
Minimum operating temperature-65 °C
Package body materialGLASS
Package shapeROUND
Package formLONG FORM
polarityUNIDIRECTIONAL
Maximum power dissipation0.5 W
Certification statusNot Qualified
Nominal reference voltage5.6 V
Maximum reverse current5 µA
surface mountNO
technologyZENER
Terminal formWIRE
Terminal locationAXIAL
Voltage temperatureCoeff-Max2.128 mV/°C
Maximum voltage tolerance2%
Working test current20 mA
Base Number Matches1
About the Hercules LaunchPad (give me some feedback)
Regardless of whether TI has such an idea, can we at EEWORLD organize the design and production of a batch of TMS570LS0432 minimum boards? Because for us, some of the components on the evaluation boar...
Sur Microcontroller MCU
Help: An overvoltage indication circuit material based on a single chip microcomputer
Does anyone have any information about an overvoltage indication circuit based on a single chip microcomputer? Thank you! My email address is [email]shidengjian0009@126.com[/email]...
shidj MCU
Programs that drive FPGA peripherals
Where can I find the program to drive FPGA peripherals?...
wanglinacoolmm FPGA/CPLD
I need help with the problem of differential IO and single-ended IO being too close in the same bank (EP4CE115)
I need help with the problem of differential IO and single-ended IO in the same bank being too close (EP4CE115) I have an EP4CE115 board and encountered the problem of "differential IO and single-ende...
ttgoer FPGA/CPLD
Waterfall Model
The Waterfall Model is a project development framework. The development process is carried out by designing a series of phases in sequence, starting from system requirements analysis to product releas...
白丁 Programming Basics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2885  24  2245  2247  2400  59  1  46  49  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号