EMC326SP16AJP-10LF datasheet, PDF

Datasheet> All Categories > EMC326SP16AJP-10LF

Preview

EMC326SP16AJP-10LF: Description2Mx16 bit CellularRAM; File Size610KB，64 Pages; ManufacturerEMLSI; Websitehttp://www.emlsi.com

Download Datasheet View All

EMC326SP16AJP-10LF Overview

2Mx16 bit CellularRAM

Preview

Download Datasheet

View All

Preliminary

EMC326SP16AJ

2Mx16 CellularRAM

Document Title

2Mx16 bit CellularRAM

Revision History

Revision No.

0.0

History

Initial Draft

Draft Date

July 05,2007

Remark

Preliminary

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-717

Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will

answer to your questions about device. If you have any questions, please contact the EMLSI office.

Preliminary

EMC326SP16AJ

2Mx16 CellularRAM

Table of Contents

Features .................................................................................................................................................................................

Options ...............................................................................................................................................................................

General Description ................................................................................................................................................................

Functional Description ............................................................................................................................................................

Power-Up Initialization .......................................................................................................................................................

Bus Operating Modes .............................................................................................................................................................

Asynchronous Mode ..........................................................................................................................................................

Page Mode READ Operation ............................................................................................................................................

Burst Mode Operation ........................................................................................................................................................

Mixed-Mode Operation .......................................................................................................................................................

WAIT Operation .................................................................................................................................................................

LB# / UB# Operation...........................................................................................................................................................

Low-Power Operation......... ....................................................................................................................................................

Standby Mode Operation ...................................................................................................................................................

Temperature Compensated Refresh...................................................................................................................................

Partial Array Refresh ..........................................................................................................................................................

Deep Power-Down Operation.............................................................................................................................................

Registers.................................................................................................................................................................................

Access Using CRE .............................................................................................................................................................

Software Access ................................................................................................................................................................

Bus Configuration Register.................................................................................................................................................

Burst Length (BCR[2:0]) Default = Continuous Burst .....................................................................................................

Burst Wrap (BCR[3]) Default = No Wrap ........................................................................................................................

Drive Strength (BCR[5:4]) Default = Outputs Use Half-Drive Strength ...........................................................................

WAIT Configuration (BCR[8]) Default = WAIT Transitions One Clock Before Data Valid / Invalid...................................

WAIT Polarity (BCR[10]) Default = WAIT Active HIGH...................................................................................................

Latency Counter (BCR[13:11]) Default = Three Clock Latency ....................................................................................

Initial Access Latency (BCR[14]) Default = Variable.......................................................................................................

Operating Mode (BCR[15]) Default = Asynchronous Operation.....................................................................................

Refresh Configuration Register...........................................................................................................................................

Partial Array Refresh (RCR[2:0]) Default = Full Array Refresh .....................................................................................

Deep Power-Down (RCR[4]) Default = DPD Disabled ...................................................................................................

Page Mode Operation (RCR[7]) Default = Disabled ......................................................................................................

Device Identification Register..............................................................................................................................................

Electrical Characteristics.........................................................................................................................................................

Timing Requirements..............................................................................................................................................................

Timing Diagrams.....................................................................................................................................................................

Preliminary

EMC326SP16AJ

2Mx16 CellularRAM

List of Figures

Figure 1:

Figure 2:

Figure 3:

Figure 4:

Figure 5:

Figure 6:

Figure 7:

Figure 8:

Figure 9:

Figure 10:

Figure 11:

Figure 12:

Figure 13:

Figure 14:

Figure 15:

Figure 16:

Figure 17:

Figure 18:

Figure 19:

Figure 20:

Figure 21:

Figure 22:

Figure 23:

Figure 24:

Figure 25:

Figure 26:

Figure 27:

Figure 28:

Figure 29:

Figure 30:

Figure 31:

Figure 32:

Figure 33:

Figure 34:

Figure 35:

Figure 36:

Figure 37:

Figure 38:

Figure 39:

Figure 40:

Figure 41:

Figure 42:

Figure 43:

Figure 44:

Figure 45:

Figure 46:

Figure 47:

Figure 48:

Figure 49:

Figure 50:

Figure 51:

Figure 52:

Functional Block Diagram - 2 meg x 16 ...............................................................................................................

Power-Up Initialization Timing .............................................................................................................................

READ Operation (ADV# LOW) ............................................................................................................................

WRITE Operation (ADV# LOW) ...........................................................................................................................

Page Mode READ Operation (ADV# LOW) .........................................................................................................

Burst Mode READ (4-word burst).........................................................................................................................

Burst Mode WRITE (4-word burst)........................................................................................................................

Refresh Collision During Variable-Latency READ Operation ...............................................................................

Wired or WAIT Configuration .............................................................................................................................

Configuration Register WRITE, Asynchronous Mode, Followed by READ ARRAY Operation ............................

Configuration Register WRITE, Synchronous Mode, Followed by READ ARRAY Operation ..............................

Load Configuration Register ................................................................................................................................

Read Configuration Register ...............................................................................................................................

Bus Configuration Register Definition ..................................................................................................................

WAIT Configuration During Burst Operation ........................................................................................................

Latency Counter (Variable Initial Latency, No Refresh Collision) .........................................................................

Latency Counter (Fixed Latency) ........................................................................................................................

Refresh Configuration Register Mapping .............................................................................................................

AC Input/Output Reference Waveform ................................................................................................................

AC Output Load Circuit ........................................................................................................................................

Initialization Period ..............................................................................................................................................

DPD Entry and Exit Timing Parameters ...............................................................................................................

Asynchronous READ ...........................................................................................................................................

Asynchronous READ Using ADV# .......................................................................................................................

PAGE MODE READ ...........................................................................................................................................

Single-Access Burst READ Operation - Variable Latency ....................................................................................

4-Word Burst READ Operation - Variable Latency ...............................................................................................

Single-Access Burst READ Operation - Fixed Latency ........................................................................................

4-Word Burst READ Operation - Fixed Latency ...................................................................................................

READ Burst Suspend ..........................................................................................................................................

Burst READ at End-of-Row (Wrap off) ................................................................................................

Burst READ Row Boundary Crossing ..................................................................................................................

CE# - Controlled Asychronous WRITE ................................................................................................................

LB#/UB# - Controlled Asychronous WRITE .........................................................................................................

WE# - Controlled Asychronous WRITE ...............................................................................................................

Asynchronous WRITE Using ADV# .....................................................................................................................

Burst WRITE Operation - Variable Latency Mode ................................................................................................

Burst WRITE Operation - Fixed Latency Mode ....................................................................................................

Burst WRITE at End-of-Row (Wrap off) ...............................................................................................................

Burst WRITE Row Boundary Crossing ................................................................................................................

Burst WRITE Followed by Burst READ ................................................................................................................

Burst READ Interrupted by Burst READ or WRITE ..............................................................................................

Burst WRITE Interrupted by Burst WRITE or READ - Variable Latency Mode .....................................................

Burst WRITE Interrupted by Burst WRITE or READ - Fixed Latency Mode .........................................................

Asynchronous WRITE Followed by Burst READ .................................................................................................

Asynchronous WRITE (ADV# LOW) Followed by Burst READ ...........................................................................

Burst READ Followed by Asynchronous WRITE (WE# - Controlled) ...................................................................

Burst READ Followed by Asynchronous WRITE Using ADV# .............................................................................

Asynchronous WRITE Followed by Asynchronous READ - ADV# LOW .............................................................

Asynchronous WRITE Followed by Asynchronous READ ...................................................................................

Preliminary

EMC326SP16AJ

2Mx16 CellularRAM

List of Tables

Table 1:

Table 2:

Table 3:

Table 4:

Table 5:

Table 6:

Table 7:

Table 8:

Table 9:

Table 10:

Table 11:

Table 12:

Table 13:

Table 14:

Table 15:

Table 16:

Table 17:

PIN Descriptions ......................................................................................................................................................

Bus Operations .........................................................................................................................................................

Sequence and Burst Length .....................................................................................................................................

Drive Strength ..........................................................................................................................................................

Variable Latency Configuration Codes......................................................................................................................

Fixed Latency Configuration Codes..........................................................................................................................

Address Patterns for PAR(RCR[4] =1)......................................................................................................................

Device Identification Register Mapping ....................................................................................................................

Absolute Maximum Ratings .....................................................................................................................................

Electrical Characteristics and Operating Conditions .................................................................................................

Deep Power-Down Specifications ............................................................................................................................

Capacitance .............................................................................................................................................................

Asynchronous READ Cycle Timing Requirements ...................................................................................................

Burst READ Cycle Timing Requirements .................................................................................................................

Asynchronous WRITE Cycle Timing Requirements .................................................................................................

Burst WRITE Cycle Timing Requirements ...............................................................................................................

Initialization and DPD Timing Parameters ................................................................................................................

Recommended Resources

A brief analysis of the working principle and function of IGBT

The ever-changing sound and light analog controller circuit 01

High-precision current source that does not generate heat during fast charging

2 to the nth power frequency multiplier

24 Mbit data path

555 multifunctional refrigerator protector circuit

Ask a very simple question. Do you all use vi+gcc+gdb?: I am a junior student. I taught myself 51.pic microcontrollers before and I thought they were quite simple. Now I plan to learn embedded systems by myself. I have borrowed a lot of books and downloade...; astwyg Linux and Android

TI Sitara Getting Started Documentation 11-Power Supply Reference Design for AM35XX: Using TI's own TPS650732 power IC to meet the multiple power requirements of AM35XX is simple and stable, and worth referring to...; shower.xu DSP and ARM Processors

What should I pay attention to when the cosmic program is larger than 64k?: When using STM8s207Rb, the program may exceed 64K. I searched cosmic on the Internet and some said thatthere will be strange problems when it is larger than 32K. I haven't started writing yet. Now I w...; aixia stm32/stm8

TI Buck Regulator PDF Documentation: TI Buck Regulator PDF Document[size=4][/size]...; qwqwqw2088 Analogue and Mixed Signal

I am new to WinCE, please help me answer this question: The server uses sql server 2000. I want to try to connect to it. I used the following code, vs 2005, c++ language ISSCERDA *pCERDA = NULL; HRESULT hr = CoCreateInstance(CLSID_RemoteDataAccess,NULL,CLS...; wfx198410 Embedded System

Please advise on the principle of mobile phone signal shielding...: Can anyone who knows the principle of mobile phone signal shielding share with me? My email address is xiaojun1987222@163.com...; chunfengruyi RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components