USB Bus Controller, CMOS, PQFP48, LEAD FREE, TQFP-48
L-USS820TD-DB Parametric
Parameter Name
Attribute value
Maker
Broadcom
package instruction
LEAD FREE, TQFP-48
Reach Compliance Code
compliant
Address bus width
5
maximum clock frequency
12.024 MHz
External data bus width
8
JESD-30 code
S-PQFP-G48
JESD-609 code
e3
length
7 mm
Number of terminals
48
Maximum operating temperature
85 °C
Minimum operating temperature
Package body material
PLASTIC/EPOXY
encapsulated code
LFQFP
Package shape
SQUARE
Package form
FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)
260
Certification status
Not Qualified
Maximum seat height
1.6 mm
Maximum supply voltage
3.465 V
Minimum supply voltage
3.135 V
Nominal supply voltage
3.3 V
surface mount
YES
technology
CMOS
Temperature level
OTHER
Terminal surface
MATTE TIN
Terminal form
GULL WING
Terminal pitch
0.5 mm
Terminal location
QUAD
Maximum time at peak reflow temperature
40
width
7 mm
uPs/uCs/peripheral integrated circuit type
BUS CONTROLLER, UNIVERSAL SERIAL BUS
L-USS820TD-DB Preview
Data Sheet, Rev. 6
August 2004
USS-820D
USB Device Controller
Features
■
New Features After Revision B
■
Full compliance with the
Universal Serial Bus
Specification Revision 1.1.
Backward compatible with USS-820B and
USS-820C revisions.
Self-powered or bus-powered USB device. Meets
USB power specifications for bus-powered
devices.
Full-speed USB device (12 Mbits/s).
USB device controller with protocol control and
administration for up to 16 USB endpoints.
Supports control, interrupt, bulk, and isochronous
transfers for all 16 endpoints.
Programmable endpoint types and FIFO sizes and
internal 1120-byte logical (2240-byte physical for
dual-packet mode) shared FIFO storage allow a
wide variety of configurations.
Dual-packet mode of FIFOs reduces latency.
Supports USB remote wake-up feature.
On-chip crystal oscillator allows external 12 MHz
crystal or 3 V/5 V clock source.
On-chip analog PLL creates 48 MHz clock from
internal 12 MHz clock.
Integrated USB transceivers.
5 V tolerant I/O buffers allow operation in 3 V or
5 V system environments for 0 °C to 70 °C temper-
ature range.
5 V tolerant I/O buffers allow operation in 3 V only
system environments for –20 °C to +85 °C temper-
ature range.
Implemented in Agere Systems Inc. 0.25
µm,
3 V
standard-cell library.
44-pin MQFP (USS-820D).
48-pin TQFP (USS-820TD)
(Lead-free package
also available. (See Ordering Information on page
53.)
Evaluation kit available.
New, centralized FIFO status bits and interrupt out-
put pin reduce firmware load.
New, additional nonisochronous transmit mode
allows NAK response to cause interrupt.
Isochronous behavior enhancements simplify firm-
ware control.
Additional FIFO sizes for nonisochronous end-
points.
USB reset can be programmed to clear device
address.
USB reset output status pin.
Firmware ability to wake up and reset a suspended
device.
Lower power.
5 V supply no longer required for 5 V tolerant oper-
ation.
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
Applications
■
■
Suitable for peripherals with embedded micropro-
cessors.
Glueless interface to microprocessor buses.
Support of multifunction USB implementations,
such as printer/scanner and integrated multimedia
applications.
Suitable for a broad range of device class peripher-
als in the USB standard.
■
■
■
■
■
■
■
■
■
■
Note:
Advisories are issued as needed to update product information. When using this data sheet for design purposes, please contact
your Agere Systems Account Manager to obtain the latest advisory on this product.
USS-820D
USB Device Controller
Data Sheet, Rev. 6
August 2004
Table of Contents
Contents
Page
Features ................................................................................................................................................................... 1
New Features After Revision B .................................................................................................................................1
Serial Interface Engine............................................................................................................................................ 3
FIFO Control ........................................................................................................................................................... 4
Pin Information .........................................................................................................................................................7
Special Firmware Action for Shared Register Bits ................................................................................................14
Register Reads with Side Effects..........................................................................................................................15
Firmware Responsibilities for USB SETUP Commands..........................................................................................42
Other Firmware Responsibilities..............................................................................................................................43
Suspend and Resume Behavior..............................................................................................................................43
USB Application Support Contact Information.........................................................................................................47
Absolute Maximum Ratings.....................................................................................................................................47
dc Characteristics .................................................................................................................................................48
Power Considerations ...........................................................................................................................................49
USB Transceiver Driver Characteristics ...............................................................................................................49
USB Transceiver Connection .............................................................................................................................50
Appendix A. Special Function Register Bit Names..................................................................................................54
Appendix B. USS-820D Register Map.....................................................................................................................55
Appendix C. Changes from USS-820/USS-825 Revision B to C ............................................................................56
Appendix D. Changes from USS-820/USS-820T Revision C to D ..........................................................................57
2
Agere Systems Inc.
Data Sheet, Rev. 6
August 2004
USS-820D
USB Device Controller
Description
USS-820D
PLL
OSCILLATOR
DPLS
DMNS
V
SS
V
DD
USB
XCVR
DIGITAL
PLL
SIE
PROTOCOL
LAYER
FIFO
CONTROL
EXTERNAL
MICROPROCESSOR
BUS
FIFOs
5-8121
Figure 1. Block Diagram
USS-820D is a USB device controller that provides a
programmable bridge between the USB and a local
microprocessor bus. It is available in two package
types: 44-pin MQFP (USS-820D) and 48-pin TQFP
(USS-820TD, formerly USS-825). The USS-820D
allows PC peripherals to upgrade to USB connectivity
without major redesign effort. It is programmable
through a simple read/write register interface that is
compatible with industry-standard USB microcontrol-
lers.
USS-820D is designed in 100% compliance with the
USB industry standard, allowing device-side USB prod-
ucts to be reliably installed using low-cost, off-the-shelf
cables and connectors.
The integrated USB transceiver supports 12 Mbits/s
full-speed operation. FIFO options support all four
transfer types: control, interrupt, bulk, and isochronous,
as described in
Universal Serial Bus Specification
Revision 1.1,
with a wide range of packet sizes. Its
double sets of FIFO enable the dual-packet mode
feature. The dual-packet mode feature reduces latency
by allowing simultaneous transfers on the host and
microprocessor sides of a given unidirectional
endpoint.
The USS-820D supports a maximum of eight bidirec-
tional endpoints with 16 FIFOs (eight for transmit and
eight for receive) associated with them. The FIFOs are
on-chip, and sizes are programmable up to a total of
1120 logical bytes. When the dual-packet mode feature
is enabled, the device uses a maximum of 2240 bytes
of physical storage. This additional physical FIFO stor-
age is managed by the device hardware and is trans-
parent to the user.
Agere Systems Inc.
The FIFO sizes supported are 8 bytes, 16 bytes,
32 bytes, and 64 bytes for nonisochronous pipes, and
64 bytes, 256 bytes, 512 bytes, and 1024 bytes for iso-
chronous pipes. The FIFO size of a given endpoint
defines the upper limit to maximum packet size that the
hardware can support for that endpoint. This flexibility
covers a wide range of data rates, data types, and
combinations of applications.
The USS-820D can be clocked either by connecting a
12 MHz crystal to the XTAL1 and XTAL2 pins, or by
using a 12 MHz external oscillator. The internal 12 MHz
clock period, which is a function of either of these clock
sources, is referred to as the device clock period (t
CLK
)
throughout this data sheet.
Serial Interface Engine
The SIE is the USB protocol interpreter. It serves as a
communicator between the USS-820D and the host
through the USB lines.
The SIE functions include the following:
■
■
Package protocol sequencing.
SOP (start of packet), EOP (end of packet),
RESUME, and RESET signal detection and genera-
tion.
NRZI data encoding/decoding and bit stuffing.
CRC generation and checking for token and data.
Serial-to-parallel and parallel-to-serial data conver-
sion.
■
■
■
3
USS-820D
USB Device Controller
Data Sheet, Rev. 6
August 2004
Each FIFO can be programmed independently via the
TXCON and RXCON registers, but the total logical size
of the enabled endpoints (TX FIFOs + RX FIFOs) must
not exceed 1120 bytes. The 1120-byte total allows a
configuration with a full-sized, 1024-byte isochronous
endpoint, a minimum-sized, 64-byte isochronous feed-
back endpoint, and the required, bidirectional, 16-byte
control endpoint. When the dual-packet mode feature
is enabled, the device uses a maximum of 2240 bytes
of physical storage. This additional physical FIFO stor-
age is managed by the device hardware and is trans-
parent to the user.
Description
(continued)
Protocol Layer
The protocol layer manages the interface between the
SIE and FIFO control blocks. It passes all USB OUT
and SETUP packets through to the appropriate FIFO. It
is the responsibility of firmware to correctly interpret
and execute each USB SETUP command (as docu-
mented in the Firmware Responsibilities for USB
SETUP Commands section) via the register interface.
The protocol layer tracks the setup, data, and status
stages of control transfers.
FIFO Access
FIFO Control
USS-820D’s FIFO control manager handles the data
flow between the FIFOs and the device controller’s pro-
tocol layer. It handles flow control and error handling/
fault recovery to monitor transaction status and to relay
control events via interrupt vectors.
The transmit and receive FIFOs are accessed by the
application through the register interface (see
Tables 22—25 for transmit FIFO registers and
Tables 26—29 for receive FIFO registers).
The transmit FIFO is written to via the TXDAT register,
and the receive FIFO is read via the RXDAT register.
The particular transmit/receive FIFO is specified by the
EPINDEX register. Each FIFO is accessed serially,
each RXDAT read increments the receive FIFO read
pointer by 1, and each TXDAT write increments the
transmit FIFO write pointer by 1.
Each FIFO consists of two data sets to provide the
capability for simultaneous read/write access. Control
of these pairs of data sets is managed by the hardware,
invisible to the application, although the application
must be aware of the implications. The receive FIFO
read access is advanced to the next data set by firm-
ware setting the RXFFRC bit of RXCON. This bit clears
itself after the advance is complete. The transmit FIFO
write access is advanced to the next data set by firm-
ware writing the byte count to the TXCNTH/L registers.
The USB access to the receive and transmit FIFOs is
managed by the hardware, although the control of the
nonisochronous data sets can be overridden by the
ARM and ATM bits of RXCON and TXCON, respec-
tively. A successful USB transaction causes FIFO
access to be advanced to the next data set. A failed
USB transaction (e.g., for receive operations, FIFO
overrun, data time-out, CRC error, bit stuff error; for
transmit operations, FIFO underrun, no ACK from host)
causes the FIFO read/write pointer to be reversed to
the beginning of the data set to allow transmission retry
for nonisochronous transfers.
FIFO Programmability
Table 1 shows the programmable FIFO sizes. The size
of the FIFO determines the maximum packet size that
the hardware can support for a given endpoint. An end-
point is only allocated space in the shared FIFO stor-
age if its RXEPEN/TXEPEN bit = 1. If the endpoint is
disabled (RXEPEN/TXEPEN = 0), it is allocated
0 bytes. Register changes that affect the allocation of
the shared FIFO storage among endpoints must not be
made while there is valid data present in any of the
enabled endpoints’ FIFOs. Any such changes will ren-
der all FIFO contents undefined. Register bits that
affect the FIFO allocation are the endpoint enable bits
(the TXEPEN and RXEPEN bits of EPCON), the size
bits of an enabled endpoint (FFSZ bits of TXCON and
RXCON), the isochronous bit of an enabled endpoint
(TXISO bit of TXCON and RXISO bit of RXCON), and
the FEAT bit of the MCSR register.
If the MCSR.FEAT register bit is set to 1, additional
FIFO sizes are enabled for nonisochronous endpoints,
as shown in Table 1.
Table 1. Programmable FIFO Sizes
FFSZ[1:0]
00
01
10
11
Nonisoch- 16 bytes 64 bytes 8 bytes* 32 bytes*
ronous
Isochro-
64 bytes 256 bytes 512 bytes 1024 bytes
nous
* Assumes MCSR.FEAT = 1. If this bit is 0 and FFSZ = 10 or 11, both
indicate a size of 64 bytes.
4
Agere Systems Inc.
Data Sheet, Rev. 6
August 2004
USS-820D
USB Device Controller
Description
(continued)
FIFO Access
(continued)
Transmit FIFO
The transmit FIFOs are circulating data buffers that have the following features:
■
■
■
■
Support up to two separate data sets of variable sizes (dual-packet mode).
Include byte counter register for storing the number of bytes in the data sets.
Protect against overwriting data in a full FIFO.
Can retransmit the current data set.
All transmit FIFOs use the same architecture (see Figure 2). The transmit FIFO and its associated logic can man-
age up to two data sets: data set 0 (ds0) and data set 1 (ds1). Since two data sets can be used in the FIFO, back-
to-back transmissions are supported. Dual-packet mode for transmit FIFOs is enabled by default. Single-packet
mode can be enforced by firmware convention (see TXFIF register bits).
The CPU writes to the FIFO location that is specified by the write pointer. After a write, the write pointer automati-
cally increments by 1. The read marker points to the first byte of data written to a data set, and the read pointer
points to the next FIFO location to be read by the USB interface. After a read, the read pointer automatically incre-
ments by 1.
When a good transmission is completed, the read marker can be advanced to the position of the read pointer to set
up for reading the next data set. When a bad transmission is completed, the read pointer can be reversed to the
position of the read marker to enable the function interface to reread the last data set for retransmission. The read
marker advance and read pointer reversal can be achieved two ways: explicitly by firmware or automatically by
hardware, as indicated by bits in the transmit FIFO control register (TXCON).
I am going to do LTE DSP baseband development. I have never done anything related to DSP before. What other knowledge do I need to learn besides physical layer protocol and digital signal processing? ...
I want to develop an application. If WinCE is in standby mode (or no one is operating WinCE) for n time, the backlight will be turned off. But how to determine this time? Thank you...
[color=#222222][font="] Yesterday a customer asked me that they had a display screen that was reflective and did not require a backlight. As a result, there was no way to unify the pin installation po...
[align=center][color=#ff0000]Advanced Embedded C Language[/color][/align] [size=4][color=#333333][font=Helvetica, Tahoma, Arial, sans-serif] There are a lot of books on C language, and there are also ...
The input pins of the C6000 series generally have weak pull-up or pull-down resistors inside. Generally, there is no need to consider adding pull-up or pull-down resistors externally. Special cases ca...
1. Equipment Overview
Shell-and-tube heat exchangers are a common heat exchange device used in chemical evaporation and heating equipment. Currently, the tubesheets of shell-and-tube heat exch...[Details]
How do you know if a machine is operating properly? The answer: by leveraging deep learning to detect anomalies in routine vibration data from industrial machines. Anomaly detection has many uses, ...[Details]
The problem of dynamic sealing of equipment always exists with the operation of the equipment. Today, we have specially sorted out the various commonly used sealing forms, usage scope and character...[Details]
EtherCAT (Ethernet for Control Automation Technology) is a real-time industrial fieldbus communication protocol based on an Ethernet-based development framework. EtherCAT is one of the fastest indu...[Details]
As more and more consumers purchase new energy vehicles, the safety of electric vehicles has become a major concern. This has been particularly prominent following a series of electric vehicle fire...[Details]
To understand why car engines need gearboxes, we must first understand the characteristics of different types of engines. An engine refers to a machine that can convert a form of energy into kineti...[Details]
Since its invention in the mid-1940s, the microwave oven has evolved from a humble beginning to commercial use, entering homes in the 1960s and rapidly gaining popularity. Its basic functionality a...[Details]
Laird Thermal Systems has introduced the HiTemp ET series Peltier cooler modules, which can operate at high temperatures and provide on-site cooling for sensitive electronic devices.
Dig...[Details]
1. Fault phenomenon and cause analysis
1. During the operation of the equipment, the expansion sleeve is subjected to a large torque, and the mating surfaces of the shaft and the sleeve move...[Details]
A human-machine interface (HMI) refers to the platform used by people to operate a PLC. This platform provides an interface between programs and humans, serving as a medium for information transmis...[Details]
In the field of communications power supplies, AC/DC rectifier power supplies are called primary power supplies or basic power supplies, while DC/DC converters are called secondary power supplies. ...[Details]
With growing environmental awareness, the continuous improvement of three-electric technology and the increasing deployment of infrastructure such as charging stations, the electrification of new e...[Details]
On August 21, according to a report by Korean media SEDaily yesterday, according to semiconductor industry sources, the HBM4 samples provided by Samsung to Nvidia last month have passed initial tes...[Details]
Wearable technology is taking off, with applications evolving rapidly, from smartwatches to fitness trackers and even smart wigs! Bluetooth Smart is at the center of this revolution. This is the se...[Details]
Qiangmao, your trusted semiconductor solutions partner, sincerely invites you to visit Electronics India 2025, South Asia's leading trade show for electronic components, systems, applications...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
