CV01-A6BR-15.360AP datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> CV01-A6BR-15.360AP

CV01-A6BR-15.360AP: DescriptionHCMOS/TTL Output Clock Oscillator, 15.36MHz Nom, ROHS COMPLIANT PACKAGE-14/4; CategoryPassive components oscillator; File Size688KB，1 Pages; ManufacturerCardinal Components; Environmental Compliance

Download Datasheet Parametric View All

CV01-A6BR-15.360AP Overview

HCMOS/TTL Output Clock Oscillator, 15.36MHz Nom, ROHS COMPLIANT PACKAGE-14/4

CV01-A6BR-15.360AP Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Cardinal Components
package instruction	ROHS COMPLIANT PACKAGE-14/4
Reach Compliance Code	compliant
Other features	SYMMETRY 45/55 ALSO AVAILABLE
Maximum control voltage	4.5 V
Minimum control voltage	0.5 V
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
JESD-609 code	e3
linearity	10%
Manufacturer's serial number	CV01
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	15.36 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	HCMOS/TTL
Output load	10 TTL, 15 pF
physical size	20.8mm x 13.2mm x 5.08mm
longest rise time	10 ns
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
maximum symmetry	40/60 %
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

Thru Hole VCXO

CARDINAL COMPONENTS

• Wide frequency range

• Extended temperature range and tight symmetry available

• Broad range of pullability

Series CV01

Part Numbering Example: CV01 L - A3 B3 - 15.360 A P

CV01

SERIES

CV01

VOLTAGE

Blank =

5.0V

L = 3.3V

OPERATING TEMP.

A1=-10°C ~ +50°C

A2=-10°C ~ +60°C

A3=-30°C ~ +75°C

A4=-40°C ~ +75°C

A6=-0°C~+70°

STABILITY

B6 = ±100 ppm

BP = ±50 ppm

BR = ±25 ppm

15.360

FREQUENCY

TUNING RANGE

A = ±50 ppm

B = ±100 ppm

C = ±150 ppm

D = ±200 ppm

E = ±250 ppm

F = ±300 ppm

G = ±350 ppm

LINEARITY

Blank = ±20%

= ±15%

= ±10%

Specifications:

Frequency Range:

1.000 MHz to 150.000 MHz

Available Stability Options:

±100 ppm

±50 ppm

±25 ppm

Output Series:

Input Voltage:

Frequency Tuning Range:

TTL/HCMOS

+5.0 VDC ±5%

+3.3 VDC ±5%

±50 ppm

±100 ppm

±150 ppm

±200 ppm

±250 ppm

±300 ppm

±350 ppm

+2.5 VDC ±2.0 VDC (5V)

+1.65 VDC @ ±1.35VDC

±20% Max.

±15% Max.

±10% Max.

Positive

TTL V

=0.4 V Max.

TTL V

=2.4 V Min.

HCMOS V

=10%V

V Max.

HCMOS V

=90%V

V Min.

-0°C to +70°C

-40°C to +85°C

10 TTL

15 pf HCMOS

20 mA (1.000 to 20.000 MHz)

40 mA (20.010 to 50.000 MHz)

50 mA (50.010 to 160.000 MHz)

10 ns

40/60%

45/55%

10 ms

-55°C to +125°C

CVO1

External Control Voltage:

Linearity:

Polarity of Freq. Slope:

Output Voltage:

Operating Temperature

Range Options:

Output Load:

Maximum Input Current:

Maximum Rise/Fall Time:

Duty Cycle:

Max Start-Up Time:

Storage Temperature:

155 Route 46 West

Wayne, NJ 07470

Rev:

V-090414-13

Cardinal Components, Inc.

V-9

TEL:

(973)785-1333

E-MAIL: sales@cardinalxtal.com

WEB: http://www.cardinalxtal.com

Recommended Resources

Combined decorative lantern circuit

JSB type transistor time relay circuit

ramp generator circuit

Toy model road sign indicating circuit

555 emergency DC fluorescent lamp circuit

YN5201 (electric fan) infrared remote control decoding circuit

What is the meaning and setting of stm32DMA's buffersize?: Does Buffersize specifically refer to the size of the buffer (buffer size in bytes) or the number of buffers (buffers of specified width (DMA_PeripheralDataSize or DMA_MemoryDataSize))?The manual stat...; lixinqing stm32/stm8

A Brief Discussion on Digital Signal Processor: A Brief Discussion on Digital Signal ProcessorLiu Yinbi Lu Bin Wang LiangAbstract : This paper summarizes and analyzes digital signal processors, covers the development of digital signal processors, a...; fighting DSP and ARM Processors

Question + EMIFA interface clock output: DSP and FPGA communicate through the EMIFA interface. After PLL configuration and EMIFA configuration, the clock output signal of DSP cannot be detected. What is the reason?...; liujia080211114 DSP and ARM Processors

Forbes History of the Computer Revolution: Jeffrey YoungElectronic assembly products and microcomputersIn the late 20th century, as the space race intensified and the pace of the electronic age accelerated, microprocessors made the integration...; fighting Analog electronics

BlueNRG maximum throughput test [ST theme month]: [size=3]First, let’s look at the picture: [/size] [align=center][size=3][/size][/align] [align=left][align=left][size=3][font=宋体] The above picture uses two [/font]NUCLEO-STM32L053[font=宋体], one [/fon...; lb8820265 stm32/stm8

Consultation on FPGA job search: I am going to be a senior in college and will soon be looking for a job. I would like to ask experienced seniors, which companies have better prospects in FPGA? And if possible, can you tell me about ...; emnqsu FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components