EX128-FCS100 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> EX128-FCS100

EX128-FCS100: DescriptionFPGA, 256 CLBS, 6000 GATES, 178 MHz, PQFP100; Categorysemiconductor Programmable logic devices; File Size280KB，36 Pages; ManufacturerETC1

Download Datasheet Parametric View All

EX128-FCS100 Overview

FPGA, 256 CLBS, 6000 GATES, 178 MHz, PQFP100

EX128-FCS100 Parametric

Parameter Name	Attribute value
Number of terminals	100
Minimum operating temperature	0.0 Cel
Maximum operating temperature	70 Cel
Processing package description	0.50 MM PITCH, PLASTIC, TQFP-100
each_compli	Yes
state	Active
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max	178 MHz
The maximum delay of a CLB module	1.4 ns
jesd_30_code	S-PQFP-G100
jesd_609_code	e0
moisture_sensitivity_level	3
Number of configurable logic modules	256
Number of equivalent gate circuits	6000
organize	256 CLBS, 6000 GATES
Packaging Materials	PLASTIC/EPOXY
ckage_code	LFQFP
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
eak_reflow_temperature__cel_	225
seated_height_max	1.6 mm
Rated supply voltage	2.5 V
Minimum supply voltage	2.3 V
Maximum supply voltage	2.7 V
surface mount	YES
Craftsmanship	CMOS
Temperature level	COMMERCIAL
terminal coating	TIN LEAD
Terminal form	GULL WING
Terminal spacing	0.5000 mm
Terminal location	QUAD
ime_peak_reflow_temperature_max__s_	30
length	14 mm
width	14 mm
dditional_feature	ALSO REQUIRES 3.3V OR 5V SUPPLY

Preview

Download Datasheet

View All

v3.0

eX Family FPGAs

Le a di n g E d ge P er f o r m a n ce

• 240 MHz System Performance

• 3.9ns Clock-to-Out (Pad-to-Pad)

• 350 MHz Internal Performance

Sp e ci f i c a t i on s

• Individual Output Slew Rate Control

• 2.5V, 3.3V, and 5.0V Mixed Voltage Operation with 5.0V

Input Tolerance and 5.0V Drive Strength

• Software Design Support with Actel Designer Series and

Libero Tools

• Up to 100% Resource Utilization with 100% Pin Locking

• Deterministic Timing

• Unique In-System Diagnostic and Verification Capability

with Silicon Explorer II

• Boundary Scan Testing in Compliance with IEEE Standard

1149.1 (JTAG)

• Secure Programming Technology Prevents Reverse

Engineering and Design Theft

G en er al D e sc r i p t i on

• 3,000 to 12,000 Available System Gates

• As Many as 512 Maximum Flip-Flops (Using CC Macros)

• 0.22

CMOS Process Technology

• Up to 132 User-Programmable I/O Pins

Fe a t ur es

• High-Performance, Low-Power Antifuse FPGA

• LP/Sleep Mode for Additional Power Savings

• Advanced Small-footprint Packages

• Hot-Swap Compliant I/Os

• Single-Chip Solution

• Nonvolatile

• Live on power up

• Power-Up/Down Friendly (No Sequencing Required for

Supply Voltages)

• Configurable Weak-Resistor Pull-Up or Pull-Down for

Tristated Outputs during Power Up

eX P r o du ct Pr o f i l e

Device

Capacity

System Gates

Typical Gates

Combinatorial Cells

Maximum User I/Os

Speed Grades

Temperature Grades

Package

(by pin count)

TQFP

CSP

The eX family of FPGAs is a low-cost solution for low-power,

high-performance designs. The inherent low power

attributes of the antifuse technology, coupled with an

additional low static power mode, make these devices ideal

for power-sensitive applications. Fabricated with an

advanced 0.22

CMOS antifuse technology, these devices

achieve high performance with no power penalty

eX64

3,000

2,000

128

–F, Std, –P

C, I

64, 100

49, 128

eX128

6,000

4,000

128

256

100

–F, Std, –P

C, I

64, 100

49, 128

eX256

12,000

8,000

256

512

132

–F, Std, –P

C, I

100

128, 180

D e ce m b e r 2 0 0 1

Recommended Resources

Use three single-phase power meters to measure the power connection of a three-phase four-wire circuit

Stabilized DC boost circuit diagram

Underwater acoustic sensor detection circuit

Exponential operation circuit diagram

Final amplifier circuit diagram using TDA1512

555 practical integrated light control switch circuit

Which is better, PIC or 430?: Which is better, PIC or 430? I want to do a project recently. I am learning 430 and have never touched PIC microcontrollers. I saw an article saying that 430 is not as stable as PIC. What is the solut...; sunxg Microcontroller MCU

I need some guidance from an expert. The arrays received by the interrupt are different each time. The main function needs to compare them. Should I use matrix storage or class?: I need some guidance: In STM32, each interrupt will receive an array. In the main function, I need to determine whether the array received by each interrupt is different from the previous one. I am co...; 墨染卿卿 MCU

Please give me the latest version of Altium Designer and how to crack it~!: I want to learn Altium Designer. Can anyone give me the latest version of the software and how to crack it? Thank you~~[/font][/color][/align]...; 吴启意 PCB Design

dsp and AD: What should I pay attention to when DSP2812 controls AD to collect data? What are the specific steps?...; guizilai DSP and ARM Processors

Communication between Yitong Chuanglian MODBUS to PROFIBUS gateway and Honeywell DCS system: Abstract: This article introduces how to use the MODBUS to PROFIBUS fieldbus gateway to achieve communication between Siemens S7-300PLC and Honeywell DCS system. 1. Composition and implementation meth...; ytcl Discrete Device

Timing Constraints: Are there any empirical values for the time settings of set_clock_uncertainty and set_clock_latency in timing constraints?...; 3008202060 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components