UT54ACS54/UT54ACTS54
Radiation-Hardened
FEATURES
radiation-hardened CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
PINOUTS
14-Pin DIP
Top View
A
C
D
E
F
NC
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
B
NC
NC
H
G
Y
•
•
•
•
•
DESCRIPTION
The UT54ACS54 and the UT54ACTS54 are 4-wide AND-OR-
INVERT gates. The devices perform the Boolean function:
Y = AB+CD+EF+GH
The devices are characterized over full military temperature
range of -55 C to +125 C.
FUNCTION TABLE
INPUT
A
H
X
X
X
L
X
B
H
X
X
X
X
L
C
X
H
X
X
L
X
D
X
H
X
X
X
L
E
X
X
H
X
L
X
F
X
X
H
X
X
L
G
X
X
X
H
L
X
H
X
X
X
H
X
L
OUTPUT
Y
L
L
L
L
H
A
H
B
C
&
>1
D
Y
&
&
(8)
Y
E
F
G
H
&
A
C
D
E
F
NC
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
B
NC
NC
H
G
Y
14-Lead Flatpack
Top View
LOGIC DIAGRAM
LOGIC SYMBOL
A
B
C
D
E
F
G
(1)
(13)
(2)
(3)
(4)
(5)
(9)
(10)
H
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
41
RadHard MSI Logic
UT54ACS54/UT54ACTS54
RADIATION HARDNESS SPECIFICATIONS
1
PARAMETER
Total Dose
SEU Threshold
2
SEL Threshold
Neutron Fluence
LIMIT
1.0E6
80
120
1.0E14
UNITS
rads(Si)
MeV-cm
2
/mg
MeV-cm
2
/mg
n/cm
2
Notes:
1. Logic will not latchup during radiation exposure within the limits defined in the table.
2. Device storage elements are immune to SEU affects.
ABSOLUTE MAXIMUM RATINGS
SYMBOL
V
DD
V
I/O
T
STG
T
J
T
LS
JC
PARAMETER
Supply voltage
Voltage any pin
Storage Temperature range
Maximum junction temperature
Lead temperature (soldering 5 seconds)
Thermal resistance junction to case
DC input current
Maximum power dissipation
LIMIT
-0.3 to 7.0
-.3 to V
DD
+.3
-65 to +150
+175
+300
20
10
1
UNITS
V
V
C
C
C
C/W
mA
W
I
I
P
D
Note:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device
at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
DD
V
IN
T
C
PARAMETER
Supply voltage
Input voltage any pin
Temperature range
LIMIT
4.5 to 5.5
0 to V
DD
-55 to + 125
UNITS
V
V
C
RadHard MSI Logic
42
UT54ACS54/UT54ACTS54
DC ELECTRICAL CHARACTERISTICS
7
(V
DD
= 5.0V 10%; V
SS
= 0V
6
, -55 C < T
C
< +125 C)
SYMBOL
V
IL
PARAMETER
Low-level input voltage
1
ACTS
ACS
High-level input voltage
1
ACTS
ACS
Input leakage current
ACTS/ACS
Low-level output voltage
3
ACTS
ACS
High-level output voltage
3
ACTS
ACS
Short-circuit output current
2 ,4
ACTS/ACS
Power dissipation
2, 8, 9
Output current
10
(Sink)
I
OH
Output current
10
(Source)
I
DDQ
I
DDQ
Quiescent Supply Current
Quiescent Supply Current Delta
ACTS
V
IN
= V
DD
or V
SS
I
OL
= 8.0mA
I
OL
= 100 A
I
OH
= -8.0mA
I
OH
= -100 A
V
O
= V
DD
and V
SS
C
L
= 50pF
V
IN
= V
DD
or V
SS
V
OL
= 0.4V
V
IN
= V
DD
or V
SS
V
OH
= V
DD
- 0.4V
V
DD
= 5.5V
For input under test
V
IN
= V
DD
- 2.1V
For all other inputs
V
IN
= V
DD
or V
SS
V
DD
= 5.5V
C
IN
C
OUT
Input capacitance
5
Output capacitance
5
= 1MHz @ 0V
= 1MHz @ 0V
15
15
pF
pF
10
1.6
A
mA
-8
mA
8
.7V
DD
V
DD
- 0.25
-200
200
2.0
.5V
DD
.7V
DD
-1
1
0.40
0.25
CONDITION
MIN
MAX
0.8
.3V
DD
UNIT
V
V
IH
V
I
IN
V
OL
A
V
V
OH
V
I
OS
P
total
I
OL
mA
mW/
MHz
mA
43
RadHard MSI Logic
UT54ACS54/UT54ACTS54
Notes:
1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V
IH
= V
IH
(min) + 20%, - 0%; V
IL
= V
IL
(max) + 0%,
- 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but
are guaranteed to V
IH
(min) and V
IL
(max).
2. Supplied as a design limit but not guaranteed or tested.
3. Per MIL-PRF-38535, for current density 5.0E5 amps/cm
2
, the maximum product of load capacitance (per output buffer) times frequency should not exceed
3,765 pF/MHz.
4. Not more than one output may be shorted at a time for maximum duration of one second.
5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V
SS
at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
6. Maximum allowable relative shift equals 50mV.
7. All specifications valid for radiation dose 1E6 rads(Si).
8. Power does not include power contribution of any TTL output sink current.
9. Power dissipation specified per switching output
10. This value is guaranteed based on characterization data, but not tested.
AC ELECTRICAL CHARACTERISTICS
2
(V
DD
= 5.0V 10%; V
SS
= 0V
1
, -55 C < T
C
< +125 C)
SYMBOL
t
PHL
t
PLH
PARAMETER
From any input to Y output
From any input to Y output
MINIMUM
1
1
MAXIMUM
16
13
UNIT
ns
ns
Notes:
1. Maximum allowable relative shift equals 50mV.
2. All specifications valid for radiation dose 1E6 rads(Si).
RadHard MSI Logic
44
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
