5962H9855202QXA datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 5962H9855202QXA

5962H9855202QXA: DescriptionRISC Microcontroller, 32-Bit, 16MHz, CMOS, CPGA145, CERAMIC, PGA-145; CategoryThe embedded processor and controller Microcontrollers and processors; File Size3MB，62 Pages; ManufacturerDefense Logistics Agency

Download Datasheet Parametric View All

5962H9855202QXA Overview

RISC Microcontroller, 32-Bit, 16MHz, CMOS, CPGA145, CERAMIC, PGA-145

5962H9855202QXA Parametric

Parameter Name	Attribute value
Maker	Defense Logistics Agency
Parts packaging code	PGA
package instruction	PGA,
Contacts	145
Reach Compliance Code	unknown
ECCN code	3A001.A.1.A
Has ADC	NO
Address bus width	20
bit size	32
maximum clock frequency	16 MHz
DAC channel	NO
DMA channel	NO
External data bus width	16
JESD-30 code	S-CPGA-P145
JESD-609 code	e0
length	39.751 mm
Number of terminals	145
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PWM channel	NO
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Qualified
Filter level	MIL-PRF-38535 Class Q
speed	16 MHz
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
total dose	1M Rad(Si) V
width	39.751 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER, RISC

Preview

Download Datasheet

View All

Standard Products

UT69R000 RadHard MicroController

Data Sheet

Jan. 1999

Harvard architecture

- 64K data space

- 1M instruction space

High throughput engine

- 2 clocks per instruction

- 8 MIPS @ 16 MHz

- Static design

15 levels of interrupts

- 8 external user defined interrupts

- Machine error and power fail

Two on-board 16-bit interval timers

- Timer A, 10

µs/bit

- Timer B, 100

µs/bit

resolution

8-bit software controlled output discrete bus

user-accessible registers

- 16-bit or 32-bit register configurations

Supports direct memory access (DMA) system

configuration

OSCOUT

BRQ

BGNT

BUSY

BGACK

NUI1

NUI2

NUI3

STATE1

DI1

DI2

MEMORY

CONTROL

BUS

ARBITRA-

TION

PROCES-

SOR

STATUS

OSCIN

SYSCLK

Built-in 9600 baud UART

Full military operating temperature range, -55

C to

+125

C, in accordance with MIL-PRF-3853 for Class Q

or V

Radiation-hardened process and design; total dose

irradiation testing to MIL-STD-883 Method 1019

- Total dose: 1.0E6 rads(Si)

- Dose rate upset: 1.0E9 rads(Si)

- Dose rate survival: 1.0E11 rads(Si)

- Single event upset: < 25.6E-6 errors/device-day

Post-radiation AC/DC performance characteristics

guaranteed by MIL-STD-883 Method 1019 testing

at 1.0E6 rads(Si)

Latchup immune 1.5-micron CMOS, epitaxial,

double-level-metal technology

Packaging options:

- 132-lead flatpack

- 144-pin pingrid array (plus one index pin)

TIMCLK

TES

UARTOUT

UARTIN

UART

OSCILLATOR

/CLOCK

SHIFT REG

PROCESSOR

CONTROL

LOGIC

GENERAL

PURPOSE

REGISTERS

TBR

RBR

BIT REG

TEMP DEST

TEMP SRC

I/O

MUX

INSTRUCTION

DATA

IC/ICs

INSTRUCTION

ADDRESS

MCHNE1

BTERR

MCHNE2

MPROT

PFAIL

INT5

INT6

INT0-4

MRST

ADD

MUX

ACC

PIPELINE

BUS

CONTROL

OD(7:0)

OPERAND

DATA

DTACK

M/IO

R/WR

OPERAND

ADDRESS

A MUX

INTER-

RUPTS

B MUX

32-BIT ALU

ADDR

MUX

Figure 1. UT69R000 Functional Block Diagram

Table of Contents

1.0

Introduction ..................................................................................................................... 4

1.1 General Description .............................................................................................. 4

1.2 General Operation ................................................................................................. 4

Register File .................................................................................................................... 6

2.1 General Purpose Registers .................................................................................... 6

2.2 Specialized Registers ............................................................................................ 6

2.2.1 Specialized Register Description ................................................................. 6

Instruction Port.............................................................................................................. 16

3.1 Instruction Port Operations ................................................................................. 17

3.1.1 STRI Instruction Bus Cycle ....................................................................... 17

3.1.2 LRI Instruction Bus Cycle ......................................................................... 18

Operand Port ................................................................................................................. 19

4.1 Operand Bus Cycle Operation ............................................................................ 20

4.2 DMA Operation and Bus Arbitration.................................................................. 23

Discrete Input/Output.................................................................................................... 25

5.1 Output Discrete Bus ............................................................................................ 25

5.2 Discrete Inputs .................................................................................................... 26

Interrupts ....................................................................................................................... 26

6.1 Interrupt Control ................................................................................................. 26

6.1.1 Interrupt Status........................................................................................... 27

6.1.2 Interrupt Processing and Vectoring............................................................ 27

6.2 Interrupt Sources ................................................................................................. 28

6.3 Interrupt Hardware .............................................................................................. 28

6.4 Interrupt Latency................................................................................................. 28

Monitor ......................................................................................................................... 28

7.1 Using the Monitor ............................................................................................... 29

7.1.1 Examine Command.................................................................................... 33

7.1.2 Modify Command...................................................................................... 33

7.1.3 Continue Command ................................................................................... 34

7.1.4 Run Command ........................................................................................... 34

Internal UART Operation.............................................................................................. 34

8.1 UART Transmitter Operation ............................................................................. 34

8.2 UART Receiver Operation.................................................................................. 35

Programming Interface.................................................................................................. 35

9.1 Data Formats ....................................................................................................... 35

9.2 Instruction Formats ............................................................................................. 36

9.3 Addressing Modes............................................................................................... 37

9.4 Data Movement Operations ................................................................................ 38

Pin Description.............................................................................................................. 39

Absolute Maximum....................................................................................................... 46

Recommended Operating Conditions ........................................................................... 46

DC Electrical Characteristics ........................................................................................ 47

AC Electrical Characteristics ........................................................................................ 48

Packaging ...................................................................................................................... 58

Ordering ........................................................................................................................ 60

2.0

3.0

4.0

5.0

6.0

7.0

8.0

9.0

10.0

11.0

12.0

13.0

14.0

15.0

16.0

Recommended Resources

Basic circuit diagram of improved ZVT PWM converter

Suspended constant current charging circuit diagram

Thick Film Electronic Ignition Circuit

Ed CFXB40-K70 computerized rice cooker circuit diagram

Automatic degaussing device for tape recorder heads

Four and a half digit digital voltmeter circuit

Visual ball color recognition system based on STM32F7-effect: I can't upload videos. What bad luck! [url=http://v.youku.com/v_show/id_XMTQyNjEyMTcwOA==_type_99.html?from=y1.2-1.2]http://v.youku.com/v_show/id_XMT ... .html?from=y1.2-1.2[/url] [media=swf,500,375]h...; 54chenjq stm32/stm8

A joke I experienced personally: When we were in school, we all learned advanced mathematics, including the "Lagrange" theorem and the "Newton-Lagrange" formula, right?Maybe everyone has forgotten, but I haven't. I have forgotten wha...; ddllxxrr Talking

Beaglebone Learning 4--Peripheral Circuit Design (Completed): With reference to the information from the forum friends and the Internet, I have basically thought of the design of the peripheral circuit, which mainly has the following functions: 1. LCD + touch sc...; fengzhang2002 DSP and ARM Processors

Dear seniors, I am using NIOS II11.0 and now I have a problem. I would like to trouble you to take a look. I am very confused.: I am using nios ii version 11.0. Now I need to create the target board FLASH programming design myself, but I can't find the nios ii sdk shell and can't do it. I need your guidance....; leizikobe FPGA/CPLD

Recommend a good article on SAR-ADC engineering design: [align=center][b][color=#000000][font=宋体]The 80% of the key points that are often overlooked, SAR-ADC voltage reference circuit[/font][/color][/b][/align]...; hanskying666 Analogue and Mixed Signal

Wow, this explanation is also OK: [size=3]Why are boys envied for having many girlfriends, while girls despised for having many boyfriends? It’s like a key that can open many locks, called a master key, and if a lock can be opened by ...; 小娜 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components