TS(X)PC603EVGB/C2LN datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TS(X)PC603EVGB/C2LN

TS(X)PC603EVGB/C2LN: DescriptionRISC Microprocessor, 32-Bit, 80MHz, CMOS, CBGA255, CERAMIC, BGA-255; CategoryThe embedded processor and controller Microcontrollers and processors; File Size632KB，38 Pages; ManufacturerThales Group

Download Datasheet Parametric View All

TS(X)PC603EVGB/C2LN Overview

RISC Microprocessor, 32-Bit, 80MHz, CMOS, CBGA255, CERAMIC, BGA-255

TS(X)PC603EVGB/C2LN Parametric

Parameter Name	Attribute value
Maker	Thales Group
Parts packaging code	BGA
package instruction	,
Contacts	255
Reach Compliance Code	unknow
ECCN code	3A001.A.3
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	80 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-CBGA-B255
low power mode	YES
Number of terminals	255
Maximum operating temperature	110 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Not Qualified
speed	80 MHz
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal location	BOTTOM
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC

Preview

Download Datasheet

View All

TSPC603E

PowerPC 603e™ RISC MICROPROCESSOR Family

PID6-603e Specification

DESCRIPTION

The PID6-603e implementation of PC603e (after named 603e)

is a low-power implementation of reduced instruction set com-

puter (RISC) microprocessors PowerPC™ family. The 603e

implements 32-bit effective addresses, integer data types of 8,

16 and 32 bits, and floating-point data types of 32 and 64 bits.

The 603e is a low-power 3.3-volt design and provides four soft-

ware controllable power-saving modes.

The 603e is a superscalar processor capable of issuing and

retiring as many as three instructions per clock. Instructions

can execute out of order for increased performance ; however,

the 603e makes completion appear sequential. The 603e inte-

grates five execution units and is able to execute five instruc-

tions in parallel.

The 603e provides independent on-chip, 16-Kbyte, four-way

set-associative, physically addressed caches for instructions

and data and on-chip instruction and data memory manage-

ment units (MMUs). The MMUs contain 64-entry, two-way set-

associative, data and instruction translation lookaside buffers

that provide support for demand-paged virtual memory

address translation and variable-sized block translation.

The 603e has a selectable 32 or 64-bit data bus and a 32-bit

address bus. The 603e interface protocol allows multiple mas-

ters to complete for system resources through a central exter-

nal arbiter. The 603e supports single-beat and burst data

transfers for memory accesses, and supports memory-

mapped I/O.

The 603e uses an advanced, 3.3-V CMOS process technology

and maintains full interface compatibility with TTL devices.

The 603e integrates in system testability and debugging fea-

tures through JTAG boundary-scan capability.

CERQUAD 240

A suffix

CERQUAD 240

Ceramic Leaded Chip Carrier

MAIN FEATURES

2.4 SPECint95, 2.1 SPECfp95 @ 100 MHz (estimated)

Superscalar (3 instructions per clock peak).

Dual 16KB caches.

Selectable bus clock.

32-bit compatibility PowerPC implementation.

On chip debug support.

typical = 3.2 Watts (100 MHz), full operating conditions.

Nap, doze and sleep modes for power savings.

Branch folding.

64-bit data bus (32-bit data bus option).

4-Gbyte direct addressing range.

Pipelined single/double precision float unit.

IEEE 754 compatible FPU.

IEEE P 1149-1 test mode (JTAG/C0P).

int

max = 100/120/133 MHz.

bus

max = 66 MHz.

Compatible CMOS input

TTL Output.

G suffix

CBGA 255

Ceramic Ball Grid Array

SCREENING / QUALITY / PACKAGING

This product is manufactured in full compliance with :

MIL-STD-883 class B or According to TCS standards

Upscreenings based upon TCS standards

Full military temperature range (T

= -55°C, T

= +125°C)

Industrial temperature range (T

–

40°C, T

= +110°C)

= 3.3 V

5 %.

240 pin Cerquad or 255 pin CBGA packages

December1998

1/38

TSPC603E

A. GENERAL DESCRIPTION

Fetch

Unit

Completion

Unit

Dispatch

Unit

Branch

Unit

Integer

Unit

Gen

Reg

Unit

Gen

Re-

name

Load/

Store

Unit

Re-

name

Reg

File

Float

Unit

D MMU

16K Data Cache

I MMU

16K Inst. Cache

Bus Interface Unit

32b

address

System Bus

64b

data

Figure 1 : Block diagram

1. INTRODUCTION

The 603e is a low-power implementation of the PowerPC microprocessor family of reduced instruction set commuter (RISC) micro-

processors. The 603e implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer

data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits. For 64-bit PowerPC microprocessors, the PowerPC

architecture provides 64-bit integer data types, 64-bit addressing, and other features required to complete the 64-bit architecture.

The 603e provides four software controllable power-saving modes. Three of the modes (the nap, doze, and sleep modes) are static in

nature, and progressively reduce the amount of power dissipated by the processor. The fourth is a dynamic power management

mode that causes the functional units in the 603e to automatically enter a low-power mode when the functional units are idle without

affecting operational performance, software execution, or any external hardware.

The 603e is a superscalar processor capable of issuing and retiring as many as three instructions per clock. Instructions can execute

out of order for increased performance ; however, the 603e makes completion appear sequential.

The 603 e integrates five execution units - an integer unit (IU), a floating-point unit (FPU), a branch processing unit (BPU), a load/store

unit (LSU) and a system register unit (SRU). The ability to execute five instructions in parallel and the use of simple instructions with

rapid execution times yield high efficiency and throughput for 603e-based systems. Most integer instructions execute in one clock

cycle. The FPU is pipelined so a single-precision multiply-add instruction can be issued every clock cycle.

The 603e provides independent on-chip, 16 Kbyte, four-way set-associative, physically addressed caches for instructions and data

and on-chip instruction and data memory management units (MMUs). The MMUs contain 64-entry, two-way set-associative, data

and instruction translation lookaside buffers (DTLB and ITLB) that provide support for demand-paged virtual memory address

translation and variable-sized block translation. The TLBs and caches use a least recently used (LRU) replacement algorithm. The

603e also supports block address translation through the use of two independent instruction and data block address translation (IBAT

and DBAT) arrays of four entries each. Effective addresses are compared simultaneously with all four entries in the BAT array during

block translation. In accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT array, the BAT

translation takes priority.

The 603e has a selectable 32 - or 64-bit - data bus and a 32-bit address bus. The 603e interface protocol allows multiple masters to

compete for system resources through a central external arbiter. The 603e provides a three-state coherency protocol that supports

the exclusive, modified, and invalid cache states. This protocol as a compatible subset of the MESI (modified/exclusive/shared/in-

valid) four-state protocol and operates coherently in systems that contain four-state caches. The 603e supports single-beat and burst

data transfers for memory accesses, and supports memory-mapped I/O.

The 603e uses an advanced, 3.3 V CMOS process technology and maintains full interface compatibility with TTL devices.

3/38

Recommended Resources

Eddy current film thickness detection circuit diagram

Improvement of iron gates for entrance and exit of lift passage

Transistor AC voltage regulator circuit

The simplest series voltage regulator circuit 2

24v direct 220V AC 100w push-pull chopper

Motor operating circuit that can emit sound and light signals for driving

【Low Power】SRAM, SDRAM Verilog Model: Verilog models of SRAM and SDRAM SRAM: IS61LV25616AL.exe SDRAM: mt48lc2m32b2.v [[i] This post was last edited by dream_byxiaoyu on 2011-11-21 10:44 [/i]]...; dream_byxiaoyu FPGA/CPLD

Part-time undertaking of MCU development tasks: I undertake the development of MCUs such as C51, PIC, Philips, Elan, Hetai, Songhan, etc. on a part-time basis, providing technical support and solution development and design. I have accumulated cert...; chongxinzhenzuo Embedded System

I would like to ask you: What are the requirements for grounding AD and DA?: I have read some information. Some say that the analog ground and digital ground should be laid together, while others say that they should be separated. I don't understand. Please give me some advice...; zjjone Embedded System

#DoubleFansGetPrizes# Follow TI’s official Weibo and WeChat, and you’ll get many great gifts!: [align=left][size=5][color=#000000]From now on, as long as you follow TI's official WeChat (tisemi) and Weibo ([/color][color=rgb(205, 23, 31)][color=#000][url=http://weibo.com/tisemi]http://weibo.com...; EEWORLD社区 TI Technology Forum

Why is the tech industry dominated by the strong?: [align=center][[b]Abstract[/b]]To attract young women to be interested in technology, setting an example is an important means. [/align] [align=center][img=600,360]http://img1.gtimg.com/tech/pics/hv1/...; Benjoy Robotics Development

UART1 pin is redefined, does the internal ROM still support upgrade?: Is there a clear statement? Thanks...; yanhaihaha stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components