EEWORLDEEWORLDEEWORLD

Part Number

Search

UT54ACS109E-UCA

Description
J-Kbar Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, CERAMIC, DFP-16
Categorylogic    logic   
File Size141KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

UT54ACS109E-UCA Overview

J-Kbar Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, CERAMIC, DFP-16

UT54ACS109E-UCA Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDFP, FL16,.3
Reach Compliance Codeunknow
seriesAC
JESD-30 codeR-CDFP-F16
Load capacitance (CL)50 pF
Logic integrated circuit typeJ-KBAR FLIP-FLOP
Maximum Frequency@Nom-Su62000000 Hz
MaximumI(ol)0.0001 A
Number of digits2
Number of functions2
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Encapsulate equivalent codeFL16,.3
Package shapeRECTANGULAR
Package formFLATPACK
power supply3.3/5 V
propagation delay (tpd)31 ns
Certification statusNot Qualified
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.6 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
width6.731 mm
UT54ACS109E
Dual J-K Flip-Flops
Septenber 2010
www.aeroflex.com/Logic
FEATURES
0.6μm
CRH CMOS Process
- Latchup immune
• High speed
• Low power consumption
• Wide operating power supply of 3.0V to 5.5V
• Available QML Q or V processes
• 16-lead flatpack
DESCRIPTION
The UT54ACS109E is a dual J-K positive triggered flip-flop.
A low level at the preset or clear inputs sets or resets the outputs
regardless of the other input levels. When preset and clear are
inactive (high), data at the J and K input meeting the setup time
requirements are transferred to the outputs on the positive-going
edge of the clock pulse. Following the hold time interval, data
at the J and K input can be changed without affecting the levels
at the outputs. The flip-flops can perform as toggle flip-flops
by grounding K and tying J high. They also can perform as D
flip-flops if J and K are tied together.
The devices are characterized over full HiRel temperature range
of -55°C to +125°C.
PINOUTS
16-Lead Flatpack
Top View
CLR1
J1
K1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLR2
J2
K2
CLK2
PRE2
Q2
Q2
LOGIC SYMBOL
PRE1
J1
CLK1
K1
CLR1
PRE2
J2
(5)
(2)
(4)
(3)
(1)
(11)
(14)
(12)
(9)
Q2
(10)
Q2
S
J1
C1
K1
R
(6)
Q1
(7)
Q1
FUNCTION TABLE
INPUTS
PRE
L
H
L
H
H
H
H
H
CLR
H
L
L
H
H
H
H
H
CLK
X
X
X
L
J
X
X
X
L
H
L
H
X
K
X
X
X
L
L
H
H
X
OUTPUT
Q
H
L
H
1
L
Q
L
H
H
1
H
Toggle
No Change
H
L
CLK2
(13)
K2
(15)
CLR2
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
No Change
Note:
1. The output levels in this configuration are not guaranteed to meet the mini-
mum levels for V
OH
if the lows at preset and clear are near V
IL
maximum.
In addition, this configuration is nonstable; that is, it will not persist when
either preset or clear returns to its inactive (high) level.
1
Altium Designer library files extracted from TI official design files
[i=s]This post was last edited by littleshrimp on 2015-12-14 15:29[/i] [size=5]Altium Designer library files extracted from TI official design files, with 3D view. Do you dare to use yours to build a ...
littleshrimp PCB Design
Embedded industry outlook and embedded product actual R&D and process technology lectures (free visit to embedded product R&D laboratory, explanation of equipment process, etc.)
[Lecture Express] Name: Embedded Industry Outlook and Embedded Product Practical R&D and Process Technology Lecture (free visit to embedded product R&D laboratory, explanation of equipment process, et...
hsdzcf Embedded System
The past and present of resistors--the essence of resistor knowledge
[i=s]This post was last edited by tiankai001 on 2018-5-10 15:01[/i] [align=left][size=4][font=宋体] For people working in the electronics industry, resistors are probably one of the most familiar compon...
tiankai001 Download Centre
A question about ADS?
When using ADS, a warning appears during make: Ignoring-first command .Cannot find section StartUP.o(Startuo). But Startup.o exists in ObjectCode. When debugging, AXD does not enter from startup. What...
woshiguizi Embedded System
Weekly highlights: 2018.8.20-8.26
[size=4]Today's review of the week is late, sorry sorry~~Everyone come and have a look~~[/size] [size=4][color=#ff0000][b]Recommended wonderful posts:[/b][/color][/size] [size=4]The first wave of boar...
okhxyyo Talking
Effect of cable length on terminal voltage of PWM inverter driven motor
Abstract: Based on the high-frequency model of PWM inverter 2 cables 2 motors, the relationship between the peak voltage of the reflected wave and the cable length is established by simulating the ins...
frozenviolet Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1872  1358  2039  2710  763  38  28  42  55  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号