EEWORLDEEWORLDEEWORLD

Part Number

Search

UT8R512K8-10UPX

Description
SRAM,
Categorystorage    storage   
File Size99KB,14 Pages
ManufacturerAeroflex
Websitehttp://www.aeroflex.com/
Download Datasheet Parametric Compare View All

UT8R512K8-10UPX Overview

SRAM,

UT8R512K8-10UPX Parametric

Parameter NameAttribute value
MakerAeroflex
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
Standard Products
UT8R512K8 512K x 8 SRAM
Advanced Data Sheet
November 9, 2001
Rev G
FEATURES
q
10ns maximum access time
q
Asynchronous operation for compatibility with industry-
standard 512K x 8 SRAMs
q
CMOS compatible inputs and output levels, three-state
bidirectional data bus
- I/O Voltage 2.5 to 3.3 volts, 1.8 volt core
q
Radiation performance
- Intrinsic total-dose: 100K rad(Si)
- SEL Immune >128 MeV-cm /mg
- Onset LET > 24 MeV-cm
2
/mg
- Memory Cell Saturated Cross Section, 1.0 x 10
-8
cm
2
/bit
- 1.0E x 10
-10
errors/bit-day, Adams to 90%
geosynchronous heavy ion
- Neutron Fluence: 3.0E14n/cm
2
- Dose Rate
- Upset 1.0E9 rad(Si)/sec
- Latchup >1.0E11 rad(Si)/sec
q
Packaging options:
- 36-lead ceramic flatpack
q
Standard Microcircuit Drawing pending
- QML compliant part
2
INTRODUCTION
The UT8R512K8 is a high-performance CMOS static RAM
organized as 524,288 words by 8 bits. Easy memory expansion
is provided by active LOW and HIGH chip enables ( E1, E2), an
active LOW output enable (G), and three-state drivers. This
device has a power-down feature that reduces power
consumption by more than 90% when deselected.
Writing to the device is accomplished by taking chip enable one
(E1) input LOW, chip enable two (E2) HIGH and write enable
(W) input LOW. Data on the eight I/O pins (DQ0 through DQ7)
is then written into the location specified on the address pins
(A0 through A18). Reading from the device is accomplished by
taking chip enable one (E1) and output enable (G) LOW while
forcing write enable (W) and chip enable two (E2) HIGH. Under
these conditions, the contents of the memory location specified
by the address pins will appear on the I/O pins.
The eight input/output pins (DQ0 through DQ7) are placed in a
high impedance state when the device is deselected (E1 HIGH
or E2 LOW), the outputs are disabled (G HIGH), or during a
write operation (E1 LOW, E2 HIGH and W LOW).
INPUT
DRIVER
A(18:0)
D
EV
INPUT
DRIVERS
INPUT
INPUT
DRIVERS
IN
EL
O
TOP/BOTTOM
DECODER
BLOCK
DECODER
ROW
DECODER
MEMORY
ARRAY
COLUMN
DECODER
DATA
WRITE
CIRCUIT
INPUT
DRIVERS
INPUT
DRIVERS
PM
COLUMN
I/O
EN
DATA
READ
CIRCUIT
T
OUTPUT
DRIVERS
DQ(7:0)
E1
E2
G
W
CHIP ENABLE
OUTPUT ENABLE
WRITE ENABLE
Figure 1. UT8R512K8 SRAM Block Diagram
1

UT8R512K8-10UPX Related Products

UT8R512K8-10UPX UT8R512K8-10UCC UT8R512K8-10UCA UT8R512K8-10UPC UT8R512K8-10UCX
Description SRAM, SRAM, SRAM, SRAM, SRAM,
Reach Compliance Code unknow unknown unknown unknown unknown
Maker Aeroflex - - Aeroflex Aeroflex
A small question about nios ii
I am using version 11.0 and I followed the examples I found to learn how to do it. After building the project, right-click the project name and click the system library property option to set it. But ...
xiha FPGA/CPLD
[Small Survey] What kind of modules do you expect to have?
Based on TI analog devices, what functions do you expect from the module? :)...
EEWORLD社区 Analogue and Mixed Signal
Design of running water lamp based on msp430F2111
The code I wrote below cannot be simulated in proteus. void main( void ) {// Stop watchdog timer to prevent time out resetWDTCTL = WDTPW + WDTHOLD;TACTL=TASSEL_2+ID_1+MC_1;CCTL0|=CCIE;CCR0=50000;P2DIR...
milkman Microcontroller MCU
Solution to the error "bash-3.2" after entering LINUX
After entering Linux, the prompt displays -bash-3.2My username suddenly became bash-3.2#Correct answer 1:The reason is that files such as /.bashrc in your home under root are deletedSolution: cp -a /e...
wanghongyang Linux and Android
【Signal Processing】: Classic material "FPGA Implementation of Digital Signal Processing" Chinese and English versions, etc.
最近恰好在研究数字信号处理的FPGA实现问题,搜集了几本实用的书籍: 《数字信号处理的FPGA实现》及其所附带光盘的vhdl、verilog代码,挺有用的 大家可以看看,还有无线通信FPGA设计 田耕等编著的《无线通信FPGA设计 》及其matlab和verilog代码XILINX指定的培训教材:《无线通信的MATLAB和FPGA实现》[西瑞克斯] Attached: All Verilog so...
mlk123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1583  2824  2837  1944  1500  32  57  58  40  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号