FUJITSU SEMICONDUCTOR
DATA SHEET
DS706-00016-1v0-E
32-bit ARM
TM
Cortex
TM
-M3 based Microcontroller
MB9B110T Series
MB9BF116S/T, MB9BF117S/T, MB9BF118S/T
DESCRIPTION
The MB9B110T Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers
with high-performance and competitive cost.
These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and have
peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (UART, SIO, I
2
C,
LIN).
The products which are described in this data sheet are placed into TYPE2 product categories in "FM3
Family PERIPHERAL MANUAL".
Note: ARM and Cortex are the trademarks of ARM Limited in the EU and other countries.
Copyright©2011-2012 FUJITSU SEMICONDUCTOR LIMITED All rights reserved
2012.4
MB9B110T Series
FEATURES
32-bit ARM Cortex-M3 Core
Processor version: r2p1
Up to 144MHz Frequency Operation
Memory Protection Unit (MPU):improves the reliability of an embedded system
Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48
peripheral interrupts and 16 priority levels
24-bit System timer (Sys Tick): System timer for OS task management
On-chip Memories
[Flash memory]
Up to 1 Mbyte
Built-in Flash memory Accelerator System with 16Kbyte trace buffer memory
The read access to Flash memory can be achieved without wait cycle up to the operation frequency of
72MHz. Even at the operation frequency more than 72MHz, an equivalent access to Flash memory can
be obtained by Flash memory Accelerator System.
Security function for code protection
[SRAM]
This Series on-chip SRAM is composed of two independent SRAMs (SRAM0,SRAM1) . SRAM0 is
connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.
SRAM0: Up to 64 Kbytes.
SRAM1: Up to 64 Kbytes.
External Bus Interface
Supports SRAM, NOR and NAND Flash memory devices
Up to 8 chips selected
8/16-bit Data width
Up to 25-bit Address bit
Supports Address/Data multiplex
Supports external RDY function
Multi-function Serial Interface (Max 8channels)
4 channels with 16steps×9-bit FIFO (ch.4 to ch.7), 4 channels without FIFO (ch.0 to ch.3)
Operation mode is selectable from the followings for each channel.
UART
CSIO
LIN
I
2
C
[UART]
Full-duplex double buffer
Selection with or without parity supported
Built-in dedicated baud rate generator
External clock available as a serial clock
Hardware Flow control : Automatically controls the transmission/reception with CTS/RTS (only for ch.4)
Various error detection functions available (parity errors, framing errors, and overrun errors)
[CSIO]
Full-duplex double buffer
Built-in dedicated baud rate generator
Overrun error detection function available
2
DS706-00016-1v0-E
MB9B110T Series
[LIN]
LIN protocol Rev.2.1 supported
Full-duplex double buffer
Master/Slave mode supported
LIN break field generation (can be changed to 13-bit length to 16-bit)
LIN break delimiter generation (can be changed to 1-bit length to 4-bit)
Various error detection functions available (parity errors, framing errors, and overrun errors)
2
[I C]
Standard mode (Max 100kbps) / High-speed mode (Max 400kbps) supported
DMA Controller (8channels)
The DMA Controller has a dedicated bus independent from the CPU, so CPU and DMA Controller can
process simultaneously.
8 independently configured and operated channels
Transfer can be started by software or request from the built-in peripherals
Transfer address area: 32 bits (4Gbytes)
Transfer mode: Block transfer/Burst transfer/Demand transfer
Transfer data type: byte/half-word/word
Transfer block count: 1 to 16
Number of transfers: 1 to 65536
A/D Converter (Max 32channels)
[12-bit A/D Converter]
Successive Approximation type
Built-in 3units
Conversion time: 1.0μs @ 5V
Priority conversion available (priority at 2levels)
Scanning conversion mode
Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion:
4steps)
Base Timer (Max 16channels)
Operation mode is selectable from the followings for each channel.
16-bit PWM timer
16-bit PPG timer
16/32-bit reload timer
16/32-bit PWC timer
General-Purpose I/O Port
This series can use its pins as I/O ports when they are not used for an external bus or peripherals. Moreover,
the port relocate function is built in. It can set which I/O port the peripheral function can be allocated to.
Capable of pull-up control per pin
Capable of reading pin level directly
Built-in port relocate function
Up to 154 fast I/O Ports@176pin Package
Some ports are 5V tolerant I/O.
DS706-00016-1v0-E
3
MB9B110T Series
Multi-function Timer (Max 3units)
The Multi-function timer is composed of the following blocks.
16-bit free-run timer × 3ch./unit
Input capture × 4ch./unit
Output compare × 6ch./unit
A/D activating compare × 3ch./unit
Waveform generator × 3ch./unit
16-bit PPG timer × 3ch./unit
The following function can be used to achieve the motor control.
PWM signal output function
DC chopper waveform output function
Dead time function
Input capture function
A/D convertor activate function
DTIF (Motor emergency stop) interrupt function
Quadrature Position/Revolution Counter (QPRC) (Max 3channels)
The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position
encoder. Moreover, it is possible to use the counter as the up/down counter.
The detection edge of three external event input pins AIN, BIN and ZIN is configurable.
16-bit position counter
16-bit revolution counter
Two 16-bit compare registers
Dual Timer (32/16-bit Down Counter)
The Dual Timer consists of two programmable 32/16-bit down counters.
Operation mode is selectable from the followings for each channel.
Free-running
Periodic (=Reload)
One-shot
Watch Counter
The Watch counter is used for wake up from low-power consumption mode.
Interval timer: up to 64s(Max)@ Sub Clock : 32.768kHz
External Interrupt Controller Unit
Up to 32 external interrupt input pins
One non-maskable interrupt (NMI) pin
Watchdog Timer (2channels)
A watchdog timer can generate interrupts or a reset when a time-out value is reached.
This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.
The "Hardware" watchdog timer is operated by the built-in low-speed CR oscillator. Therefore, the
"Hardware" watchdog is active in any low-power consumption mode except STOP.
4
DS706-00016-1v0-E
MB9B110T Series
CRC (Cyclic Redundancy Check) Accelerator
The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a
reduction of the integrity check processing load for reception data and storage.
CCITT CRC16 and IEEE-802.3 CRC32 are supported.
CCITT CRC16 Generator Polynomial: 0x1021
IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7
Clock and Reset
[Clocks]
Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL).
Main Clock
Sub Clock
Built-in high-speed CR Clock
Built-in low-speed CR Clock
Main PLL Clock
[Resets]
Reset requests from INITX pin
Power-on reset
Software reset
Watchdog timers reset
Low-voltage detection reset
Clock supervisor reset
: 4MHz to 48MHz
: 32.768kHz
: 4MHz
: 100kHz
Clock Super Visor (CSV)
Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.
When external clock failure (clock stop) is detected, reset is asserted.
When external frequency anomaly is detected, interrupt or reset is asserted.
Low-Voltage Detector (LVD)
This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the
voltage set, Low Voltage Detector generates an interrupt or reset.
LVD1: error reporting via interrupt
LVD2: auto-reset operation
Low-Power Consumption Mode
Three Low-Power Consumption modes supported.
SLEEP
TIMER
STOP
Debug
Serial Wire JTAG Debug Port (SWJ-DP)
Embedded Trace Macrocells (ETM).
Power Supply
Wide range voltage VCC = 2.7V to 5.5V
DS706-00016-1v0-E
5