CD40105BDMSR datasheet, PDF - EEWORLD Datasheet

CD40105BDMSR: DescriptionFIFO, 16X4, Synchronous, CMOS, CDIP16; Categorystorage storage; File Size394KB，10 Pages; ManufacturerHarris; Websitehttp://www.harris.com/

Download Datasheet Parametric View All

CD40105BDMSR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CD40105BDMSR	-	-	View	Buy Now

FIFO, 16X4, Synchronous, CMOS, CDIP16

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Harris
package instruction	DIP, DIP16,.3
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	INPUT AC PARAMETRIC VALUES NOT FROM POST RADIATION MEASUREMENT; REGISTER BASED
Maximum clock frequency (fCLK)	1.5 MHz
period time	900.9 ns
JESD-30 code	R-CDIP-T16
JESD-609 code	e0
memory density	64 bi
Memory IC Type	OTHER FIFO
memory width	4
Number of functions	1
Number of terminals	16
word count	16 words
character code	16
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	16X4
Output characteristics	3-STATE
Exportable	YES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
power supply	5/15 V
Certification status	Not Qualified
Filter level	38535V;38534K;883S
Maximum supply voltage (Vsup)	18 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	15 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL

LPC2101 cannot be simulated. Is it the compiler's fault?: RealView MDK-ARM Version:3.24 CPU is LPC2101 H-JTAG 0.8 Software simulation is normal. The phenomenon is that the simulator connection is normal. Hardware simulation is normal in Startup.s, but it fre...; 救火车 Embedded System

Solution of DC power supply soft start circuit: [i=s]This post was last edited by CcKk on 2019-7-23 11:09[/i]Now there is a requirement that the 48V input terminal jumps directly, and now we need to make a small circuit to make the 48V rise slowly....; CcKk Power technology

2440 Camera interface configuration: Hello everyone, I have a question about 2440. I use 2440 to connect a camera with ITU656 interface timing, why can't I receive the synchronization signal? The synchronization output from the module st...; windstarcn Embedded System

【Design Tools】LogiCORE IP Initiator/Target v3.1 for PCI Getting Started Guide: The LogiCORE IP Initiator/Target v3.1 for PCI Getting Started Guide provides fully verified 32-bit and 64-bit pre-implemented PCI bus interfaces. This guide describes the design flow for supported Vir...; GONGHCU FPGA/CPLD

Modlesim Advanced Techniques: Modlesim Advanced Techniques...; 雷北城 FPGA/CPLD

[Interview Tips] Tips for answering "Why did you leave?" during an interview: [p=25, 2, left][font=Tahoma,][color=#333333][font=微软雅黑, arial, verdana]“Why did you quit your last job?” is a question that daunts even the most confident job seeker. Whether your answer is simple or ...; 莫妮卡 Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components