IS46LD32128A-18BLA2 datasheet, PDF

Datasheet> All Categories > storage> storage> IS46LD32128A-18BLA2

IS46LD32128A-18BLA2: DescriptionDDR DRAM, 128MX32, CMOS, PBGA134, FBGA-134; Categorystorage storage; File Size7MB，143 Pages; ManufacturerIntegrated Silicon Solution ( ISSI )

Download Datasheet Parametric Compare View All

IS46LD32128A-18BLA2 Overview

DDR DRAM, 128MX32, CMOS, PBGA134, FBGA-134

IS46LD32128A-18BLA2 Parametric

Parameter Name	Attribute value
Maker	Integrated Silicon Solution ( ISSI )
package instruction	BGA,
Reach Compliance Code	unknow
ECCN code	EAR99
Date Of I	2016-06-15
access mode	MULTI BANK PAGE BURST
Other features	SELF REFRESH; IT ALSO REQUIRES 1.8V NOM
JESD-30 code	R-PBGA-B134
memory density	4294967296 bi
Memory IC Type	DDR DRAM
memory width	32
Number of functions	1
Number of ports	1
Number of terminals	134
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
organize	128MX32
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
self refresh	YES
Maximum supply voltage (Vsup)	1.3 V
Minimum supply voltage (Vsup)	1.14 V
Nominal supply voltage (Vsup)	1.2 V
surface mount	YES
technology	CMOS
Terminal form	BALL
Terminal location	BOTTOM

Preview

Download Datasheet

View All

IS43/46LD16256A

IS43/46LD32128A

4Gb (x16, x32) Mobile LPDDR2 S4 SDRAM

FEATURES

•

Low-voltage Core and I/O Power Supplies

VDD2 = 1.14-1.30V, VDDCA/VDDQ = 1.14-1.30V,

VDD1 = 1.70-1.95V

•

High Speed Un-terminated Logic(HSUL_12) I/O

Interface

•

Clock Frequency Range : 10MHz to 533MHz

(data rate range : 20Mbps to 1066Mbps per I/O)

•

Four-bit Pre-fetch DDR Architecture

•

Multiplexed, double data rate, command/ad-

dress inputs

•

Eight internal banks for concurrent operation

•

Bidirectional/differential data strobe per byte of

data (DQS/DQS#)

•

Programmable Read/Write latencies(RL/WL)

and burst lengths(4,8 or 16)

•

ZQ Calibration

•

On-chip temperature sensor to control self re-

fresh rate

•

Partial –array self refresh(PASR)

•

Deep power-down mode(DPD)

•

Operation Temperature

Commercial (T

= 0°C to 85°C)

Industrial (T

= -40°C to 85°C)

Automotive, A1 (T

= -40°C to 85°C)

Automotive, A2 (T

= -40°C to 105°C)

ADVANCED INFORMATION

AUGUST 2016

DESCRIPTION

The IS43/46LD16256A/32128A is 4Gbit CMOS

LPDDR2 DRAM. The device is organized as 8 banks

of 32Meg words of 16bits or 16Meg words of 32bits.

This product uses a double-data-rate architecture to

achieve high-speed operation. The double data rate

architecture is essentially a 4N prefetch architecture

with an interface designed to transfer two data words

per clock cycle at the I/O pins. This product offers fully

synchronous operations referenced to both rising and

falling edges of the clock. The data paths are internally

pipelined and 4n bits prefetched to achieve very high

bandwidth.

ADDRESS TABLE

Parameter

Row Addresses

Column Addresses

Bank Addresses

Refresh Count

128Mx32

R0-R13

C0-C9

BA0-BA2

8192

256Mx16

R0-R13

C0-C10

BA0-BA2

8192

KEY TIMING PARAMETERS

Speed

Grade

-18

-25

-3

Data

Rate

(Mb/s)

1066

800

667

Write

Read tRCD/

Latency Latency tRP

Typical

OPTIONS

•

Configuration:

− 256Mx16 (32M x 16 x 8 banks)

− 128Mx32 (16M x 32 x 8 banks)

Package:

− 134-ball BGA for x16 / x32

− 168-ball PoP BGA for x32

Note:

Other clock frequencies/data rates supported; please

refer to AC timing tables.

liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on

any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be ex-

pected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon

Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc. — www.issi.com

Rev. 00B

08/17/2016

IS46LD32128A-18BLA2 Related Products

	IS46LD32128A-18BLA2	IS46LD32128A-18BPLA2	IS46LD32128A-25BPLA2
Description	DDR DRAM, 128MX32, CMOS, PBGA134, FBGA-134	DDR DRAM, 128MX32, CMOS, PBGA168, FBGA-168	DDR DRAM, 128MX32, CMOS, PBGA168, FBGA-168
Maker	Integrated Silicon Solution ( ISSI )	Integrated Silicon Solution ( ISSI )	Integrated Silicon Solution ( ISSI )
package instruction	BGA,	VFBGA,	VFBGA,
Reach Compliance Code	unknow	compliant	compliant
access mode	MULTI BANK PAGE BURST	MULTI BANK PAGE BURST	MULTI BANK PAGE BURST
Other features	SELF REFRESH; IT ALSO REQUIRES 1.8V NOM	SELF REFRESH; IT ALSO REQUIRES 1.8V NOM	SELF REFRESH; IT ALSO REQUIRES 1.8V NOM
JESD-30 code	R-PBGA-B134	S-PBGA-B168	S-PBGA-B168
memory density	4294967296 bi	4294967296 bit	4294967296 bit
Memory IC Type	DDR DRAM	DDR DRAM	DDR DRAM
memory width	32	32	32
Number of functions	1	1	1
Number of ports	1	1	1
Number of terminals	134	168	168
word count	134217728 words	134217728 words	134217728 words
character code	128000000	128000000	128000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
organize	128MX32	128MX32	128MX32
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	BGA	VFBGA	VFBGA
Package shape	RECTANGULAR	SQUARE	SQUARE
Package form	GRID ARRAY	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
self refresh	YES	YES	YES
Maximum supply voltage (Vsup)	1.3 V	1.3 V	1.3 V
Minimum supply voltage (Vsup)	1.14 V	1.14 V	1.14 V
Nominal supply voltage (Vsup)	1.2 V	1.2 V	1.2 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Terminal form	BALL	BALL	BALL
Terminal location	BOTTOM	BOTTOM	BOTTOM
Is it Rohs certified?	-	conform to	conform to
length	-	12 mm	12 mm
Peak Reflow Temperature (Celsius)	-	NOT SPECIFIED	NOT SPECIFIED
Maximum seat height	-	0.95 mm	0.95 mm
Terminal pitch	-	0.5 mm	0.5 mm
Maximum time at peak reflow temperature	-	NOT SPECIFIED	NOT SPECIFIED
width	-	12 mm	12 mm

Recommended Resources

Circuit design of automobile fingerprint alarm system using GSM wireless communication network

Konka 60P movement rear projection color TV field fault protection circuit diagram

LAS6351 typical application circuit diagram

555 accidentally stepped on the car throttle controller circuit

Main parameters of SS0001

845ddr computer motherboard circuit diagram_51

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components