IS64WV102416EDALL-12CT2LA3 datasheet, PDF

Datasheet> All Categories > storage> storage> IS64WV102416EDALL-12CT2LA3

IS64WV102416EDALL-12CT2LA3: DescriptionStandard SRAM, 1MX16, 12ns, CMOS, PDSO48, TSOP1-48; Categorystorage storage; File Size754KB，19 Pages; ManufacturerIntegrated Silicon Solution ( ISSI )

Download Datasheet Parametric Compare View All

IS64WV102416EDALL-12CT2LA3 Overview

Standard SRAM, 1MX16, 12ns, CMOS, PDSO48, TSOP1-48

IS64WV102416EDALL-12CT2LA3 Parametric

Parameter Name	Attribute value
Maker	Integrated Silicon Solution ( ISSI )
package instruction	TSOP1,
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Date Of I	2016-07-14
Maximum access time	12 ns
JESD-30 code	R-PDSO-G48
length	18.4 mm
memory density	16777216 bi
Memory IC Type	STANDARD SRAM
memory width	16
Number of functions	1
Number of terminals	48
word count	1048576 words
character code	1000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	1MX16
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP1
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Parallel/Serial	PARALLEL
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	2.2 V
Minimum supply voltage (Vsup)	1.65 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
width	12 mm

Preview

Download Datasheet

View All

IS61/64WV102416EDALL

IS61/64WV102416EDBLL

1Mx16 HIGH SPEED AYNCHRONOUS

CMOS STATIC RAM with ECC

KEY FEATURES



High-speed access time: 10ns, 12ns



Single power supply

– 1.65V-2.2V V

(IS61/64WV102416EDALL)

– 2.4V-3.6V V

(IS61/64WV102416EDBLL)

Error Detection and Correction with optional

ERR1/ERR2 output pin:

ERR1 pin indicates 1-bit error detection and

correction.



ERR2 pin indicates 2-bit error detection

DESCRIPTION

The

ISSI

IS61/64WV102416EDALL/EDBLL are high-speed,

low power, 16M bit static RAMs organized as 1M words by

16 bits. It is fabricated using

ISSI's

high-performance CMOS

technology and implemented ECC function to improve

reliability.

This highly reliable process coupled with innovative circuit

design techniques including ECC (SEC-DED: Single Error

Correcting-Double Error Detecting) yield high-performance

and highly reliable devices.

When CS# is HIGH (deselected), the device assumes a

standby mode at which the power dissipation can be

reduced down with CMOS input levels.

Easy memory

expansion is provided by using Chip Enable and Output

Enable inputs.

The active LOW Write Enable (WE#) controls both writing

and reading of the memory. A data byte allows Upper Byte

(UB#) and Lower Byte (LB#) access.

The IS61/64WV102416EDALL/EDBLL are packaged in the

JEDEC standard 48-pin mini BGA (6mm x 8mm), and 48-pin

TSOP (TYPE I)

NOVEMBER 2016



Three state outputs

Industrial and Automotive temperature support

Lead-free available



FUNCTIONAL BLOCK DIAGRAM

A0 – A19

DECODER

Memory

Lower IO ECC Upper IO ECC

Array Array Array Array

1Mx8 1Mx5 1Mx8

1Mx5

VDD

VSS

ERR1

ERR2

I/O0 – I/O7

I/O8 – I/O15

ECC

I/O

DATA

CIRCUIT

COLUMN I/O

Column I/O

CS#

OE#

WE#

UB#

LB#

CONTROL

CIRCUIT

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.-

www.issi.com

Rev. A

11/20/2016

IS61/64WV102416EDALL

IS61/64WV102416EDBLL

FUNCTION DESCRIPTION

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM

has three different modes supported. Each function is described below with Truth Table.

STANDBY MODE

Device enters standby mode when deselected (CS# HIGH). The input and output pins (I/O0-15) are placed in a high

impedance state. CMOS input in this mode will maximize saving power.

WRITE MODE

Write operation issues with Chip selected (CS#) and Write Enable (WE#) input LOW. The input and output pins (I/O0-

15) are in data input mode. Output buffers are closed during this time even if OE# is LOW. UB# and LB# enables a

byte write feature. By enabling LB# LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified

on the address pins. And with UB# being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

READ MODE

Read operation issues with Chip selected (CS# LOW) and Write Enable (WE#) input HIGH. When OE# is LOW, output

buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a

byte read feature. By enabling LB# LOW, data from memory appears on I/O0-7. And with UB# being LOW, data from

memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as

READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

ERROR DETECTION AND ERROR CORRECTION



Independent ECC per each byte



detect and correct one bit error per byte or detect 2-bit error per byte

Optional ERR1 output signal indicates 1-bit error detection and correction

Optional ERR2 output signal indicates 2-bit error detection.

Controller can use either ERR1 or ERR2 to monitor ECC event. Unused pins (ERR1 or ERR2) can be left

floating.



Better reliability than parity code schemes which can only detect an error but not correct an error

Backward Compatible: Drop in replacement to current in industry standard devices (without ECC)

ERR1, ERR2 OUTPUT SIGNAL BEHAVIOR

ERR1

High-Z

ERR2

High-Z

DQ pin

Status

Remark

Valid Q No Error

Valid Q 1-Bit Error only

In-Valid Q 2-Bit Error only

1-bit error per byte detected and corrected

No 1-bit error. 2-bit error per byte detected (out of 2 bytes)

In-Valid Q 1-bit & 2-bit error 1-bit error detected and corrected at one byte, and 2-bit error detected at another byte.

Valid D Non-Read

Write operation or Output Disabled

Integrated Silicon Solution, Inc.-

www.issi.com

Rev. A

11/20/2016

IS64WV102416EDALL-12CT2LA3 Related Products

	IS64WV102416EDALL-12CT2LA3
Description	Standard SRAM, 1MX16, 12ns, CMOS, PDSO48, TSOP1-48
Maker	Integrated Silicon Solution ( ISSI )
package instruction	TSOP1,
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Date Of I	2016-07-14
Maximum access time	12 ns
JESD-30 code	R-PDSO-G48
length	18.4 mm
memory density	16777216 bi
Memory IC Type	STANDARD SRAM
memory width	16
Number of functions	1
Number of terminals	48
word count	1048576 words
character code	1000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	1MX16
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP1
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Parallel/Serial	PARALLEL
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	2.2 V
Minimum supply voltage (Vsup)	1.65 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
width	12 mm

Recommended Resources

Light controlled lantern circuit

Multi-pole leakage protector circuit a

Simple triangle wave main wave oscillator.gif

LT1054 application negative voltage regulator circuit diagram

Band pass filter circuit -

Williamson Tube Amplifier Replica

JPEG encoding: How does the DM368 chip perform real-time encoding? The original data obtained by the sensor is in yuv format and needs to be encoded into jpeg format. The examples on dvsdk include a way to directly ...; huangyunxiang TI Technology Forum

FPGA/CPLD development process based on EDA tools: 1. Text/schematic editing and modification. First, use the text or graphic editor of the EDA tool to express the designer's design intent in text (ABEL-HDL program) or graphic form (schematic or state...; aimyself FPGA/CPLD

MOBILE I want to hook the call button, the call button on the hardware: for (int i=0; i<=9000; i++) { BOOL temporary =procUndergisterFunc(MOD_WIN, i); RegisterHotKey(hWnd, i, MOD_WIN, i); } It can capture other hardware, but most of the hardware still cannot capture the r...; yuri_su Embedded System

stm32 usb dfu: I downloaded a USB DFU example from the Internet. But when I loaded it into the USB interface of the Shenzhou 3 development board, it could not be recognized....; haitianhappy stm32/stm8

A power outage generates the FILE0001.CHK file, but why is it lost?: Just as the title!...; lessun Embedded System

[STM32L0] Keil5 debugging problem: [backcolor=rgb(239, 245, 249)]I downloaded the program to the development board through ST LINK in keil5, but it can only be downloaded successfully once, and then all failed. I hope that seniors who ...; bfl111 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components