EEWORLDEEWORLDEEWORLD

Part Number

Search

DSC1123AE1-460.0000

Description
CRYSTAL OSCILLATOR, CLOCK, 460MHz, LVDS OUTPUT
CategoryPassive components    oscillator   
File Size558KB,7 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

DSC1123AE1-460.0000 Overview

CRYSTAL OSCILLATOR, CLOCK, 460MHz, LVDS OUTPUT

DSC1123AE1-460.0000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrochip
Reach Compliance Codecompli
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; LVPECL HCSL O/P ALSO AVAILABLE; TUBE
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresSURFACE MOUNT
Nominal operating frequency460 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVDS
Output load100 OHM
physical size7.0mm x 5.0mm x 0.85mm
Maximum supply voltage3.6 V
Minimum supply voltage2.25 V
surface mountYES
maximum symmetry52/48 %
DSC1103
DSC1123
Low-Jitter Precision LVDS Oscillator
General Description
The DSC1103 & DSC1123 series of high
performance oscillators utilizes a proven
silicon MEMS technology to provide excellent
jitter and stability over a wide range of
supply voltages and temperatures.
By
eliminating the need for quartz or SAW
technology, MEMS oscillators significantly
enhance reliability and accelerate product
development, while meeting stringent clock
performance criteria for a variety of
communications, storage, and networking
applications.
DSC1103 has a standby feature allowing it to
completely power-down when EN pin is
pulled low; whereas for DSC1123, only the
outputs are disabled when EN is low. Both
oscillators are available in industry standard
packages, including the small 3.2x2.5 mm
2
,
and are “drop-in” replacements for standard
6-pin LVDS quartz crystal oscillators.
Features
Low RMS Phase Jitter: <1 ps (typ)
High Stability: ±10, ±25, ±50 ppm
Wide Temperature Range
o
Industrial: -40° to 85° C
o
Ext. commercial: -20° to 70° C
High Supply Noise Rejection: -50 dBc
Wide Freq. Range: 2.3 to 460 MHz
Small Industry Standard Footprints
o
2.5x2.0, 3.2x2.5, 5.0x3.2, & 7.0x5.0 mm
Excellent Shock & Vibration Immunity
o
Qualified to MIL-STD-883
High Reliability
o
20x better MTF than quartz oscillators
Low Current Consumption
Supply Range of 2.25 to 3.6 V
Standby & Output Enable Function
Lead Free & RoHS Compliant
LVPECL & HCSL Versions Available
Block Diagram
Applications
Storage Area Networks
o
SATA, SAS, Fibre Channel
Passive Optical Networks
o
EPON, 10G-EPON, GPON, 10G-PON
Ethernet
o
1G, 10GBASE-T/KR/LR/SR, and FCoE
HD/SD/SDI Video & Surveillance
PCI Express: Gen 1 & Gen 2
DisplayPort
Output Enable Modes
EN Pin
High
NC
Low
DSC1103
Outputs Active
Outputs Active
Standby
DSC1123
Outputs Active
Outputs Active
Outputs Disabled
_____________________________________________________________________________________________________________________________ _________________
DSC1103 | DSC1123
Page 1
MK-Q-B-P-D-110410-03-6
Learn Analog + Notes on Chapter 2 Equivalent Circuit Derivation of the Operational Amplifier Noise Optimization Handbook
[i=s] This post was last edited by dontium on 2015-1-23 11:24 [/i] [align=left]The following is a brief process of converting current noise into voltage noise: [/align] The op amp current noise circui...
lonerzf Analogue and Mixed Signal
Does anyone have a debugged VHDL program for the ONE-WIRE interface?
Dear experts, if anyone has a debugged VHDL program for the ONE-WIRE interface, please share it with me!...
eeleader FPGA/CPLD
Basic knowledge questions and answers about operational amplifiers
I saw this on the Internet and thought it was good, so I posted it on the forum to share. I don't know if anyone else has shared it before. If so, please notify the moderator or just delete it. I'll p...
xiaoding18 Analog electronics
ADuc7026 Learning-I/O
[i=s] This post was last edited by dj狂人 on 2015-1-8 16:31 [/i] Before we start to talk about how to operate the I/O of ADuc7026, let's talk about the things we need to pay attention to in programming....
dj狂人 ADI Reference Circuit
Is anyone doing data collection?
I am using FPGA for data acquisition. The specific idea is as follows: The front-end analog signal enters low-pass filtering, then converts single-ended to differential, and then sends it to 12bit/80M...
cuianbin FPGA/CPLD
I have questions about FIFO delay and shift register, please give me some advice!
My supervisor assigned me a project, and I was responsible for the following: On the ore conveyor belt, a linear CCD was used to record the size of the ore. The output signal was output through a seri...
shenqizhiren FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1171  1876  223  2186  2270  24  38  5  45  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号