530NC368M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NC368M000DGR

530NC368M000DGR: DescriptionLVDS Output Clock Oscillator, 368MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NC368M000DGR Overview

LVDS Output Clock Oscillator, 368MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NC368M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	368 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Micro remote control circuit a

Zener diode overvoltage protection circuit 01

TMP47C433AN (television) microprocessor circuit

Stable brightness dimming desk lamp circuit

555 touch-type thyristor zero-crossing switch circuit (2)

555 motor vehicle direction light electronic scintillator circuit

The spring breeze is not as good as you, the most beautiful confession is for you~: On this day when even the air is pink, This IC editor has also decided to change the style, Let's put aside the technical solution for now. Thinking of taking this opportunity, To those who have alway...; eric_wang Integrated technical exchanges

Three-phase asynchronous motor as position loop control: There is an incremental encoder on the reducer shaft of the three-phase asynchronous motor. The encoder output is connected to the encoder board of the frequency converter and to the input of the PLC ...; eeleader Industrial Control Electronics

Solar inverter instructions and schematics using TMS320LF2407: [color=#111111][size=3]Solar inverter made with TMS320LF2407[/size][/color] [backcolor=rgb(251, 251, 251)][font=Microsoft Yahei, Hei, Tahoma, SimHei, sans-serif][size=3][color=#111111] PWM technology ...; Jacktang Microcontroller MCU

Ultrasonic distance measurement: Everybody take a look....; fhyfm DSP and ARM Processors

[Help] How to understand the MSP430 MOV.W #SFE(CSTACK),SP; instruction?: MOV.W #SFE(CSTACK),SP; How to understand this instruction? This instruction points to the starting address of the stack. Can anyone explain it in detail? ? Thank you...; linzhen701 Microcontroller MCU

Can the header file of stm32 be implemented with registers, such as #include stm32f10x.h: Is there any pure register program? Just use stm32 to light up the LED. Please refer to it for reference....; 圣诞老爹 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components