BU-64703G8-152L datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-64703G8-152L

BU-64703G8-152L: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.88 X 0.88 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，50 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-64703G8-152L Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.88 X 0.88 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80

BU-64703G8-152L Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
package instruction	QFP,
Reach Compliance Code	compli
Other features	ALSO OPERATES AT 3.3V LOGIC POWER
boundary scan	NO
letter of agreement	MIL-STD-1553A; MIL-STD-1553B; MIL-STD-1760; STANAG-3838
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	S-CQFP-G80
JESD-609 code	e0
length	22.35 mm
low power mode	YES
Number of serial I/Os	2
Number of terminals	80
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Filter level	MIL-PRF-38534
Maximum seat height	3.302 mm
Maximum supply voltage	3.46 V
Minimum supply voltage	3.14 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.016 mm
Terminal location	QUAD
width	22.35 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-64703

Make sure the next

Card you purchase

has...

SIMPLE SYSTEM RT MARK3

(SSRT MARK3)

FEATURES

•

Complete Integrated Remote Terminal

Including:

•Dual Low-Power 3.3V or 5.0V

Transceivers

•Complete RT Protocol Logic

•

Supports MIL-STD-1553A/B Notice 2,

STANAG-3838 RT, and

MIL-STD-1760 Stores Management

•

World’s Smallest CQFP SSRT

•

80-Pin Ceramic Flat Pack or Gull Wing

Package

DESCRIPTION

The BU-64703 Simple System RT Mark3 (SSRT Mark3) MIL-

STD-1553 terminal provides a complete interface between a simple

system and a MIL-STD-1553 bus. The SSRT Mark3 can be powered

entirely by 3.3 volts, thus eliminating the need for a 5V power supply.

This terminal integrates dual transceiver, protocol logic, and a FIFO

memory for received messages in an extremely small, 0.88 inch

square 0.130” max height ceramic package. The gull wing package

with a “toe-to-toe” maximum dimension of 1.110 inches enables its

use in applications where PC board space is at a premium. The

SSRT Mark3 provides multi-protocol support of MIL-STD-1553A/B,

MIL-STD-1760, McAir, and STANAG-3838.

The SSRT Mark3's transceivers are completely monolithic, require

only a +3.3V supply (+5.0V available), and consume low power. The

internal architecture is identical to that of the original BU-61703/61705

Simple System RT (SSRT). There are versions of the Simple System

RT Mark3 available with transceivers trimmed for MIL-STD-1760

compliance, or compatible to McAir standards. The SSRT Mark3 can

operate with a choice of clock frequencies at 10, 12, 16, or 20 MHz.

The SSRT Mark3 incorporates a Built-In-Test (BIT). This BIT, which is

processed following power turn-on or after receipt of an Initiate Self-

Test Mode command, provides a comprehensive test of the SSRT

Mark3's encoders, decoders, protocol, transmitter watchdog timer,

and protocol section. The SSRT Mark3 also includes an auto-config-

uration feature.

The SSRT Mark3 is ideal for stores and other simple systems that do

not require a microprocessor. To streamline the interface to simple

systems, the SSRT Mark3 includes an internal 32-word FIFO for

received data words. This serves to ensure that only complete, con-

sistent blocks of validated data words are transferred to a system.

•

3.3V Logic Power

•

Meets 1553A/McAir Response Time

Requirements

•

Internal FIFO for Burst Mode Capability on

Receive Data

•

16-bit DMA Interface

•

Auto Configuration Capability

•

Comprehensive Built-In Self-Test

•

Direct Interface to Simple (Processorless)

Systems

•

Available with Full Military Temperature

Range and Screening

•

Selectable Input Clock:

10, 12, 16, or 20 MHz

FOR MORE INFORMATION CONTACT:

Technical Support:

1-800-DDC-5757 ext. 7771

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

2003 Data Device Corporation

Recommended Resources

Power delay turn-on circuit

DC stabilized power supply circuit

AN7147 power amplifier circuit diagram

Digital Logic State Tester

Voice activated alarm circuit

15V parallel regulated power supply circuit

Interdisciplinary science begins to influence classical scientific classification: Xinhua News Agency, Paris (Reporter Yang Jun) Many famous Chinese scientists in France pointed out that with the continuous development of scientific categories, current professional discipline resear...; JasonYoo RF/Wirelessly

Invitation letter to YiBo High Performance Design Technology Seminar in Beijing: [p=22, null, center][size=13px] [/size][/p][p=22, null, left][size=13px] Since 2011, YiBo has been holding technical seminars in many cities across the country. The topics of the seminars involve high...; yvonneGan PCB Design

Found an interesting guy in the forum: I posted a post yesterday. Today, when I was browsing the forum, I found that someone posted the same post as mine. The content of the post is exactly the same as mine, except that the post name and e...; dj狂人 Talking

Expert help: How to write data into CPLD register in PCI9054?: The environment is VC++6.0. The CPLD register address is: 0x1f000; (offset). The value to be written is: 0. The specific address of the written data is: bus address + offset. I want to know what speci...; liu666 Embedded System

What are the specific differences between the IntEnable(INT_UART2); and UARTEnable(INT_UART2); instructions?: IntEnable(INT_UART2); //Enable UART2 interrupt UARTEnable(INT_UART2); //Enable UART2 What are the specific differences between the instructions? If after receiving data, close the UART2 port, process ...; QIHAO74 Microcontroller MCU

Urgent! Urgent! Please come in and give some advice.: I have worked on USB drivers before, and recently I am working on PCI drivers to achieve two functions: 1. PCI to 2 serial ports + 1 parallel port 2. PCI to 8 serial ports. The questions I want to ask...; cflymtk Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components