EEWORLDEEWORLDEEWORLD

Part Number

Search

MA1210XR-473J-631ERG

Description
Ceramic Capacitor, Multilayer, Ceramic, 630V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.047uF, 1210,
CategoryPassive components    capacitor   
File Size414KB,14 Pages
ManufacturerProsperity Dielectrics Co., Ltd.
Environmental Compliance
Download Datasheet Parametric View All

MA1210XR-473J-631ERG Overview

Ceramic Capacitor, Multilayer, Ceramic, 630V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.047uF, 1210,

MA1210XR-473J-631ERG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerProsperity Dielectrics Co., Ltd.
package instruction, 1210
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance0.047 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
length3.2 mm
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Plastic, 7 Inch
positive tolerance5%
Rated (DC) voltage (URdc)630 V
seriesMA(MEDIUM VOLTAGE)
size code1210
Temperature characteristic codeX7R
Temperature Coefficient-/+15ppm/Cel ppm/°C
width2.5 mm
信昌電子陶瓷股½有限公司
Prosperity Dielectrics Co., Ltd.
No. 148, Chang-An Road, Sec 1,Lu-Tsu Shiang, Taoyuan, Taiwan, ROC.
Tel.:886-3-3224471
Fax:886-3-3212216
Messrs.
Date:
APPROVAL SHEET
Product Name
Medium Voltage Multilayer Ceramic Chip Capacitors
Part No.
Description
:MA0603XR-222K-101PRG
:Size
0603, X7R, 2.2nF,
±10%,
100V, thickness is 0.80mm
PREPARED BY
APPROVED BY
信昌電子陶瓷股½有限公司
PROSPERITY DIELECTRICS CO., LTD.
桃園縣蘆竹鄉長安路一段 148 號
03-322-
Tel: 03-322-4471 ext:
Contactor:
Mobile:
http://www.pdc.com.tw
03-322-
03-321-
Fax: 03-322-5231 / 03-321-221
PDC
Implementation of Digital Stopwatch Based on Xilinx FPGA
The main purpose of this project is to design a digital stopwatch based on Xilinx FPGA, master the working principle of Xilinx FPGA, the display principle of dynamic LED, and the working principle of ...
CMika FPGA/CPLD
How should I draw the various layers of the Allegro pad pins?
1. How should I draw each layer when drawing pads in Allegro ? How should I draw surface mount pads? How should I draw through-hole pads? Mainly, I don’t know how to get the size of each layer. Is the...
shijizai PCB Design
Share your experience on the calibration algorithm of AD sampling accuracy in DSP programming
The F2812 has an internal integrated ADC conversion module. This module is a 12-bit, pipelined analog-to-digital converter with a built-in dual sample-and-hold (S/H) and can select 16-channel inputs i...
Aguilera DSP and ARM Processors
C51 classic routine!
...
daicheng 51mcu
MSP430 variant 3-wire SPI bus implementation (for DS1302 clock chip)
As the title says, this is the so-called abnormal version of the 3-wire SPI bus on the Internet: one clock line, one enable line, and one bidirectional IO line.   One module, two files: //spi3.c #incl...
fish001 Microcontroller MCU
Hardware written test problem, please help
Draw a CMOS circuit diagram of Y="A"*B+C. What is the relationship between this "A" and A?...
好好学习 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2082  2842  1395  1546  1956  42  58  29  32  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号