EEWORLDEEWORLDEEWORLD

Part Number

Search

ZPEK-20-672PN

Description
Circular Connector, 6 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Plug,
CategoryThe connector    The connector   
File Size103KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

ZPEK-20-672PN Overview

Circular Connector, 6 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Plug,

ZPEK-20-672PN Parametric

Parameter NameAttribute value
MakerAmphenol
Reach Compliance Codeunknow
Other featuresLOW PROFILE
Back shell typeSOLID
Body/casing typePLUG
Connector typeCIRCULAR CONNECTOR
Contact point genderMALE
Coupling typeSNAP
DIN complianceNO
empty shellNO
Environmental characteristicsCORROSION RESISTANT
Filter functionNO
IEC complianceNO
MIL complianceNO
Plug information17
Mixed contactsYES
Installation typeCABLE
Shell surfaceANODIC
Shell materialALUMINUM
Housing size20
Termination typeCRIMP
Total number of contacts6
Graduation project - 21-digit digital tube perpetual calendar. It doesn't work. There are pictures and the truth. Forgot to ask for help...
The digital tubes show all 8s and nothing happens. However, my chips are not 74ls47 and 74ls138, but 74ls247 and 74HC138... Also, the 240 ohm resistor driving the digital tubes is replaced with 1K. Is...
woainidjh 51mcu
[Challenging SATA RAID Driver] Is there any expert who is familiar with Intel RAIDAHCI Software - How is Intel Matrix Storage Manager implemented?
Question: (1) Where can I find authoritative Raid information? For example, Intel RAID implementation and code, etc. (2) RAID code documentation under Linux, etc. (3) ASUS has launched RAID drivers an...
lvyiyong Embedded System
2010 Guangxi College Student Electronic Design Competition List
[i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...
huangxiao0801 Electronics Design Contest
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 624  2192  2735  478  2759  13  45  56  10  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号