I525-3J5-20.000 datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> I525-3J5-20.000

I525-3J5-20.000: DescriptionTCVCXO, CLOCK, HCMOS/TTL OUTPUT; Categorysemiconductor Analog mixed-signal IC; File Size36KB，1 Pages; ManufacturerILSI; Websitehttp://www.ilsiamerica.com

Download Datasheet Parametric View All

I525-3J5-20.000 Overview

TCVCXO, CLOCK, HCMOS/TTL OUTPUT

I525-3J5-20.000 Parametric

Parameter Name	Attribute value
each_compli	Yes
EU RoHS regulations	Yes
state	Active
Vibration type	HCMOS/TTL
jesd_609_code	e1
Manufacturer Series	I726
terminal coating	TIN SILVER COPPER

Preview

Download Datasheet

View All

Surface Mount Oscillator, TCXO, TCVCXO

Metal Package, 9 mm x 11 mm

Frequency

Output Level

Level

Duty Cycle

Rise / Fall Time

Output Load

Frequency Stability

Frequency Stability at +25° C

Aging

Supply Voltage

Current

Control Voltage (I725 / I726)

Slope

Temperature

Operating

Storage

Environmental

Package Information

I525 / I526 / I725 / I726 Series *

I526 / I726

I525 / I725

1.000 MHz to 40.000 MHz

10.000 MHz to 40.000 MHz

HC-MOS / TTL

Clipped Sine

‘0’ = 0.1 Vcc Max., ‘1’= 0.9 Vcc Min.

1.0 V p-p Min.

50%

10%

10 nS Max.

15 pF, Fo < 50 MHz = 10 TTL, Fo > 50 MHz = 5 LSTTL

20K Ohms / 10 pF

See Frequency Stability Table

1 ppm (I525 and I526)

1 ppm / Year Max.

See Supply Voltage Table, tolerance

±5

50 mA Max. ***

3 mA Max.

1.65 VDC

1.5 VDC,

±5

ppm Min. for Vcc = 3.3 VDC, 2.5 VDC

2.0 VDC,

±5

ppm Min. for Vcc = 5.0 VDC

Positive

See Operating Temperature Table

-40° C to +85° C

See Appendix B for information

MSL = 2a, Termination = e1

* I526 = HC-MOS TCXO, I525 = Clipped Sine TCXO, I726 = HC-MOS TCVCXO, I725 = Clipped Sine TCVCXO

Pad Layout

Part Number Guide

Package and Output

I525 -

I526 -

I725 -

I726 -

Sample Part Number:

Operating Temperature

7 = 0° C to +50° C

1 = 0° C to +70° C

3 = -20° C to +70 C

2 = -40° C to +85° C

I525 - 1Q3 - 20.000

Supply Voltage

5 = 5.0 VDC

3 = 3.3 VDC

- 20.000 MHz

Frequency

Frequency Stability vs. Temperature

**O =

±1.5

ppm

**P =

±2.0

ppm

Q =

±2.5

ppm

R =

±3.0

ppm

J =

±5.0

ppm

NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and Gnd (pin 2) to minimize power supply noise.

** Not available for all temperature ranges. *** Frequency, supply, and load related parameters.

7/07

ILSI America

Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com

Specifications subject to change without notice

Recommended Resources

48v to 12v circuit diagram

Music TM80200 series music integrated circuit

Potential column and current detection circuit diagram

Y- buck start control circuit using redundant contacts of time relay

Experimental stabilized power supply circuit diagram a

Forward and reverse control of button and contactor composite interlocking

ADC10 external reference voltage problem of msp430g2553: I want to set an external reference voltage of 5V or higher for ADC10 of msp430g2553, but I can't figure it out! Please give me some advice! Here is my program: #include #include "1602-4.h" #include "...; zhanghuaqing Microcontroller MCU

Try DE1-SoC: [i=s]This post was last edited by 574433742 on 2015-5-11 00:38[/i] [align=center][/align] [align=center][size=4][color=#0000ff]Figure 0-0: DE1-SoC[/color][/size][/align] [size=3] I have had the DE1-So...; 574433742 FPGA/CPLD

What to do if there is no parallel port download cable!!!: I am using Zhou Ligong's EasyFPGA030, which only supports parallel port downloading. But I don't have a parallel port download cable, and neither does my laptop or my classmates! Do I have to spend te...; cobble1 FPGA/CPLD

Linux-2.6.18 kernel transplantation and root file system creation (simple): linux-2.6.18 kernel transplantation and root file system creation (simple) 1. Go to http://www.kernel.org to download the kernel. The following takes linux-2.6.18.tar.bz2 as an example. ]# vi arch/arm...; donote Linux and Android

There are two codes. The first one shows 0, and the second one shows 8.: #include#define uint unsigned int #define uchar unsigned char sbit duan=P2^6; //Declare the latch end of U1 latch sbit wei=P2^7; //Declare the latch end of U2 latch void main() { wei=1; //Open U2 latc...; 大赛 Embedded System

Modelsim SE added Altera library still not working: The problem is this: I added the Altera library to Modelsim SE and can see it. But when calling Modelsim SE for simulation in Quartus, the default library is still the work library, and a lot of Alter...; gddxz FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components