Digital Multi-Phase Buck Controller
FEATURES
5-phase dual output PWM Controller
Phases are flexibly assigned between Loops 1 & 2
Intel® VR12, AMD® 400kHz & 3.4MHz SVI and
Memory modes
Dual OCP support for I-spike enhanced AMD CPUs
SMB_Alert Pin for Servers
PMBus Address pin or Variable Gate Drive
Overclocking & Gaming Mode with Vmax setting
Switching frequency from 200kHz to 1.2MHz per
phase
IR Efficiency Shaping Features including Variable
Gate Drive and Dynamic Phase Control
Programmable 1-phase or 2-phase for Light Loads
and Active Diode Emulation for Very Light Loads
IR Adaptive Transient Algorithm (ATA) on both
loops minimizes output bulk capacitors and
system cost
Auto-Phase Detection with auto-compensation
Per-Loop Fault Protection: OVP, UVP, OCP,
OTP, CFP
I2C/SMBus/PMBus system interface for telemetry
of Temperature, Voltage, Current & Power for
both loops
Non-Volatile Memory (NVM) for custom
configuration
Compatible with IR ATL and 3.3V Tri-state Drivers
+3.3V supply voltage; -20ºC to 85ºC ambient
operation
Pb-Free, RoHS, 6x6 40-pin QFN, MSL2 package
DESCRIPTION
IR3541A
A/B
The IR3541A is a dual-loop, digital multi-phase buck
controller that drive up to 5 phases. The IR3541A is fully
Intel® VR12 and AMD® SVI compliant on both loops and
provides a Vtt tracking function for DDR memory.
NVM storage saves pins and enables a small package size.
The IR3541A includes the IR Efficiency Shaping Technology
to deliver exceptional efficiency at minimum cost across the
entire load range. IR Variable Gate Drive optimizes the
MOSFET gate drive voltage as a function of real-time load
current. IR Dynamic Phase Control adds/drops active phases
based upon load current. The IR3541A can be configured to
enter 1-phase operation and active diode emulation mode
automatically or by command.
IR’s unique Adaptive Transient Algorithm (ATA), based on
proprietary non-linear digital PWM algorithms, minimizes
output bulk capacitors.
The I2C/PMBus interface can communicate with up to 16
IR3541A based VR loops. Device configuration and fault
parameters are easily defined using the IR Intuitive Power
Designer (DPDC) GUI and stored in
on-chip NVM.
The IR3541A also includes numerous features like register
diagnostics for fast design cycles and platform
differentiation, truly simplifying VRD design and enabling
fastest time-to-market with its “set-and-forget”
methodology.
PIN DIAGRAM
APPLICATIONS
Intel ® VR12 & AMD® SVI based systems
DDR Memory with Vtt tracking
Overclocked & Gaming platforms
IR3541A
Figure 1: IR3541A Package Top View
1
June 21, 2013 | FINAL | V1.09
京公网安备 11010802033920号
EEWORLD
