3LP49-12-FREQ3TR datasheet, PDF

3LP49-12-FREQ3TR: DescriptionParallel - Fundamental Quartz Crystal, 8MHz Min, 11.999MHz Max; CategoryPassive components Crystal/resonator; File Size657KB，1 Pages; ManufacturerPletronics; Environmental Compliance

Download Datasheet Parametric View All

3LP49-12-FREQ3TR Overview

Parallel - Fundamental Quartz Crystal, 8MHz Min, 11.999MHz Max

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compli
Other features	AT CUT CRYSTAL; TAPE AND REEL
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	50 µW
frequency stability	0.005%
frequency tolerance	30 ppm
load capacitance	12 pF
Manufacturer's serial number	LP
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	11.999 MHz
Minimum operating frequency	8 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
physical size	L10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance	70 Ω
surface mount	NO
Base Number Matches	1

≥

Problems with installing JDK under Linux: I downloaded jdk-7u80-linux-i586.rpm and installed it, but something went wrong, as shown in the figure:Can any experts help me, how can I solve this problem? Thank you!...; chenbingjy Linux and Android

430 Project References: [i=s]This post was last edited by paulhyde on 2014-9-15 09:09[/i]430 project reference materials, pretty good...; 江汉大学南瓜 Electronics Design Contest

at89s51 electronic clock: Can anyone give me an electronic clock design? In a single-chip microcomputer application system, a real-time clock is often needed for timing, measurement and control. Since the advent of the single-...; WGGIJLCGEQ Embedded System

L092: 430 just came out with the industry's first 0.9V power supply chip L092. No one seems to have mentioned this in the forum, so here is a link for those interested: http://focus.ti.com.cn/cn/mcu/docs/qu...; dsh__zhou Microcontroller MCU

Verilog blocking/non-blocking usage basics: Two key points: × Using blocking assignment in the always block that describes the combinational logic will synthesize the circuit structure of the combinational logic. × Using non-blocking assignment...; eeleader FPGA/CPLD

stm8 input capture: Now my tim1 outputs complementary PWM with a fixed frequency, and I want to detect its rising edge (input capture), can it only be achieved with tim1?...; sang523 stm32/stm8

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components