Features
•
EE Programmable 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-, 2,097,152 x 1-, and
•
•
•
•
•
•
•
•
4,194,304 x 1-bit Serial Memories Designed to Store Configuration Programs for Field
Programmable Gate Arrays (FPGAs)
Available as a 3.3V (±10%) Commercial and Industrial Version
Simple Interface to SRAM FPGAs
Pin Compatible with Xilinx
®
XC17SXXXA and XC17SXXXXL PROMs
Compatible with Xilinx Spartan
®
-II, Spartan-IIE and Spartan XL FPGAs in Master Serial
Mode
Very Low-power CMOS EEPROM Process
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead SOIC and 44-lead TQFP Packages for a
Specific Density
Low-power Standby Mode
High-reliability
– Endurance: Minimum 10 Write Cycles
– Data Retention: 20 Years at 85°C
FPGA
Configuration
Memory
AT17N256
AT17N512
AT17N010
AT17N002
AT17N040
3.3V
System Support
Description
The AT17N series FPGA Configuration EEPROM (Configurators) provide an easy-to-
use, cost-effective configuration memory for Field Programmable Gate Arrays. The
AT17N series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-lead
SOIC and 44-lead TQFP, see Table 1. The AT17N series Configurators uses a simple
serial-access procedure to configure one or more FPGA devices.
The AT17N series configurators can be programmed with industry-standard program-
mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable and
factory programming.
Table 1.
AT17N Series Packages
Package
8-lead LAP
8-lead PDIP
8-lead SOIC
20-lead SOIC
44-lead TQFP
Note:
AT17N256
–
Yes
Yes
Yes
–
AT17N512/
AT17N010
Yes
Yes
Use 8-lead LAP
(1)
Yes
–
AT17N002
Yes
–
Use 8-lead LAP
(1)
Yes
Yes
AT17N040
–
–
–
–
Yes
1. The 8-lead LAP package has the same footprint as the 8-lead SOIC. Since an 8-
lead SOIC package is not available for the AT17N512/010/002 devices, it is possi-
ble to use an 8-lead LAP package instead.
Rev. 3020A–CNFG–05/03
1
Pin Configuration
8-lead LAP
DATA
CLK
RESET/OE
CE
1
2
3
4
8
7
6
5
VCC
VCC (SER_EN)
DC
GND
8-lead SOIC
DATA
CLK
RESET/OE
CE
1
2
3
4
8
7
6
5
VCC
VCC (SER_EN)
DC
GND
8-lead PDIP
DATA
CLK
RESET/OE
CE
1
2
3
4
8
7
6
5
VCC
VCC (SER_EN)
DC
GND
20-lead SOIC
DATA
NC
CLK
NC
NC
NC
NC
RESET/OE
NC
CE
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
NC
VCC (SER_EN)
NC
NC
NC
NC
DC
NC
GND
2
AT17N256/512/010/002/040
3020A–CNFG–04/10/03
AT17N256/512/010/002/040
44 TQFP
NC
CLK
NC
NC
DATA
NC
VCC
NC
NC
VCC (SER_EN)
NC
44
43
42
41
40
39
38
37
36
35
34
NC
NC
NC
NC
NC
NC
DC
NC
NC
NC
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
33
32
31
30
29
28
27
26
25
24
23
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
DC
NC
RESET/OE
NC
CE
NC
NC
GND
NC
NC
DC
NC
3
3020A–CNFG–04/10/03
Block Diagram
SER_EN
POWER ON
RESET
Device Description
The control signals for the configuration EEPROM (CE, RESET/OE and CCLK) inter-
face directly with the FPGA device control signals. All FPGA devices can control the
entire configuration process and retrieve data from the configuration EEPROM without
requiring an external intelligent controller.
The configuration EEPROM RESET/OE and CE pins control the tri-state buffer on the
DATA output pin and enable the address counter. When RESET/OE is driven High, the
configuration EEPROM resets its address counter and tri-states its DATA pin. The CE
pin also controls the output of the AT17N series configurator. If CE is held High after the
RESET/OE reset pulse, the counter is disabled and the DATA output pin is tri-stated.
When OE is subsequently driven Low, the counter and the DATA output pin are
enabled. When RESET/OE is driven High again, the address counter is reset and the
DATA output pin is tri-stated, regardless of the state of CE. Upon power-up, the address
counter is automatically reset.
4
AT17N256/512/010/002/040
3020A–CNFG–04/10/03
AT17N256/512/010/002/040
Pin Description
AT17N256
8
DIP/
SOIC
1
2
3
4
5
O
O
I
6
–
7
8
20
SOIC
1
3
8
10
11
13
–
18
20
AT17N512/
AT17N010
8
DIP/
LAP
1
2
3
4
5
6
–
7
8
20
SOIC
1
3
8
10
11
13
–
18
20
8
LAP
1
2
3
4
5
6
–
7
8
AT17N002
20
SOIC
1
3
8
10
11
13
–
18
20
44
TQFP
40
43
13
15
18
21
23
35
38
AT17N040
44
TQFP
40
43
13
15
18
21
23
35
38
Name
DATA
CLK
RESET/OE
CE
GND
DC
DC
VCC(SER_EN)
V
CC
I/O
I/O
I
I
I
DATA
CLK
RESET/OE
Three-state DATA output for configuration. Open-collector bi-directional pin for
programming.
Clock input. Used to increment the internal address and bit counter for reading and
programming.
Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low
level on RESET/OE resets both the address and bit counters. A High level (with CE
Low) enables the data output driver. The logic polarity of this input is programmable as
either RESET/OE or RESET/OE. For most applications, RESET should be programmed
active Low. This document describes the pin as RESET/OE.
Chip Enable input (active Low). A Low level (with OE High) allows CLK to increment the
address counter and enables the data output driver. A High level on CE disables both
the address and bit counters and forces the device into a low-power standby mode.
Note that this pin will
not
enable/disable the device in the Two-Wire Serial Programming
mode (SER_EN Low).
Ground pin. A 0.2 µF decoupling capacitor between V
CC
and GND is recommended.
Serial enable must be held High during FPGA loading operations. Bringing SER_EN
Low enables the Two-Wire Serial Programming Mode. For non-ISP applications,
SER_EN should be tied to V
CC
.
3.3V (±10%) Commercial and Industrial power supply pin.
NC pins are No Connect pins, which are not internally bonded out to the die.
DC pins are No Connect pins internally connected to the die. It is not recommended to
connect these pins to any external signal.
CE
GND
VCC(SER_EN)
V
CC
NC
DC
5
3020A–CNFG–04/10/03
京公网安备 11010802033920号
EEWORLD
