5962-00-410-0750 datasheet, PDF

5962-00-410-0750: DescriptionJbar-Kbar Flip-Flop, 2-Func, Master-slave Triggered, TTL, CDIP14,; Categorylogic logic; File Size2MB，24 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric View All

5962-00-410-0750 Overview

Jbar-Kbar Flip-Flop, 2-Func, Master-slave Triggered, TTL, CDIP14,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Fairchild
package instruction	DIP, DIP14,.3
Reach Compliance Code	compli
JESD-30 code	R-XDIP-T14
Logic integrated circuit type	JBAR-KBAR FLIP-FLOP
Humidity sensitivity level	2A
Number of functions	2
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	OPEN-COLLECTOR
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	250
Certification status	Not Qualified
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Trigger type	MASTER-SLAVE

Jump out of the for infinite loop: How to jump out of the for(;;) infinite loop, for example: for(;;) {/*Query method to realize the sending function*/ if((SciaTx_Ready() == 1) && (Send_Flag == 1)) //The sending is ready and there is d...; Zdyang Microcontroller MCU

We need to detect the pitch angle and the left and right movement angle of the plane. Please help.: I need to detect two directions, pitch and left-right rotation. I have read many posts about accelerometers, which usually calculate the inclination of the sensor's X and Y axes, but I have never seen...; huang137 Sensor

It is said that this is the most accurate personality test in the world!: Personality Test - It is said to be the most accurate in the world. This is a very interesting psychological test, and it is very simple and accurate. To evaluate your own personality, please look at ...; lunbor Talking

How to understand keeping time negative: Why is the hold time negative? Is it because the clock frequency is too high? By the way, you can see the minimum hold time bit 0 on the DATASHEET provided by ALTAER. From the definition of hold time,...; eeleader FPGA/CPLD

Electronic combination lock: The course design requires making an electronic password lock, but the one I made cannot change the password and power-off protection. The teacher said it is not qualified! Experts, please help me sen...; yanyang1127 Embedded System

Verilog programming using D flip-flops to generate fixed sequences: As shown in the picture below, I use D flip-flops to form a shift register to generate a fixed sequence 10001110. There is no error in the rtl circuit diagram, but the simulation on modelsim only has ...; cmflyme FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components