EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXEB5R1F43C1

Description
Field Programmable Gate Array, 490000-Cell, CMOS, PBGA1760, FBGA-1760
CategoryProgrammable logic devices    Programmable logic   
File Size215KB,24 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

5SGXEB5R1F43C1 Overview

Field Programmable Gate Array, 490000-Cell, CMOS, PBGA1760, FBGA-1760

5SGXEB5R1F43C1 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAltera (Intel)
package instructionFBGA-1760
Reach Compliance Codecompli
JESD-30 codeS-PBGA-B1760
length42.5 mm
Configurable number of logic blocks18500
Number of entries600
Number of logical units490000
Output times600
Number of terminals1760
Maximum operating temperature85 °C
Minimum operating temperature
organize18500 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1760,42X42,40
Package shapeSQUARE
Package formGRID ARRAY
power supply0.9,1.5,2.5,2.5/3,1.2/3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height3.4 mm
Maximum supply voltage0.93 V
Minimum supply voltage0.87 V
Nominal supply voltage0.9 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width42.5 mm
2020.06.15
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,
low-cost path to HardCopy
®
V ASICs.
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Related Information
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or
1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data
rate capability. These transceivers also support backplane and optical interface applications. These devices
are optimized for transceiver-based DSP-centric applications found in wireline, military, broadcast, and
high-performance computing markets.
Stratix V E
devices offer the highest logic density within the Stratix V family with nearly one million logic
elements (LEs) in the largest device. These devices are optimized for applications such as ASIC and system
emulation, diagnostic imaging, and instrumentation.
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of
Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current
specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice.
Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information
and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
ESP32-S2 development board with color screen MorphESP 240
Although there are many ESP32 development boards on the market, there is a lack of ESP32 - S2 development boards. MorphESP 240 is an easy-to-use, open source Arduino and CircuitPython compatible ESP32...
dcexpert MicroPython Open Source section
Has anyone written about this board?
Has anyone written a program for this board? For TLV5619, can you share the program? I need it urgently, thank you very much...
jianhong0425 MCU
MSP430F6638 MCU Timer_A
Various registers (x represents a number, such as TA1, then x = 1)1 TAxR - 16-bit counterThe 16-bit timer/counter register TAxR increases or decreases with each rising edge of the clock signal (depend...
火辣西米秀 Microcontroller MCU
TI official website LM3S9B96 Chinese data sheet
TI official website LM3S9B96 Chinese data sheetIf you want it, download it now!...
upc_arm Microcontroller MCU
Summary of Fujitsu Industrial Measurement and Control DIY Activities
Since the project of our industrial measurement and control DIY project group was determined, we have basically carried out corresponding preparations around the center of this activity, and cooperate...
lshjiang DIY/Open Source Hardware
Technical Design of Boost High Brightness LED Backlight Driving Circuit
Central topics: Boost circuit design featuresBoost circuit operation modeLinear dimming capability of the driver circuitDesign of Closed-loop Control CircuitChip compensation network controlBoost circ...
LED123 LED Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2218  379  1006  1412  238  45  8  21  29  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号