5AGXMA5G6F35C6 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5AGXMA5G6F35C6

5AGXMA5G6F35C6: DescriptionField Programmable Gate Array, 500MHz, PBGA1152, FBGA-1152; CategoryProgrammable logic devices Programmable logic; File Size2MB，176 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

5AGXMA5G6F35C6 Overview

Field Programmable Gate Array, 500MHz, PBGA1152, FBGA-1152

5AGXMA5G6F35C6 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Altera (Intel)
Parts packaging code	BGA
package instruction	BGA,
Contacts	1152
Reach Compliance Code	compli
maximum clock frequency	500 MHz
JESD-30 code	S-PBGA-B1152
JESD-609 code	e0
length	35 mm
Number of terminals	1152
Maximum operating temperature	85 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Maximum seat height	2.7 mm
Maximum supply voltage	1.13 V
Minimum supply voltage	1.07 V
Nominal supply voltage	1.1 V
surface mount	YES
Temperature level	OTHER
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	35 mm

Preview

Download Datasheet

View All

Arria V Device Datasheet

Send Feedback

AV-51002 | 2019.04.26

Latest document on the web:

PDF

HTML

Contents

1. Arria

V GX, GT, SX, and ST Device Datasheet....................................................................................................................... 4

1.1. Electrical Characteristics................................................................................................................................................ 4

1.1.1. Operating Conditions.........................................................................................................................................4

1.2. Switching Characteristics............................................................................................................................................. 24

1.2.1. Transceiver Performance Specifications.............................................................................................................. 25

1.2.2. Core Performance Specifications....................................................................................................................... 44

1.2.3. Periphery Performance.....................................................................................................................................49

1.2.4. HPS Specifications.......................................................................................................................................... 57

1.3. Configuration Specifications......................................................................................................................................... 74

1.3.1. POR Specifications.......................................................................................................................................... 74

1.3.2. FPGA JTAG Configuration Timing....................................................................................................................... 75

1.3.3. FPP Configuration Timing................................................................................................................................. 75

1.3.4. Active Serial (AS) Configuration Timing..............................................................................................................79

1.3.5. DCLK Frequency Specification in the AS Configuration Scheme..............................................................................80

1.3.6. Passive Serial (PS) Configuration Timing............................................................................................................ 81

1.3.7. Initialization................................................................................................................................................... 82

1.3.8. Configuration Files.......................................................................................................................................... 83

1.3.9. Minimum Configuration Time Estimation.............................................................................................................84

1.3.10. Remote System Upgrades.............................................................................................................................. 85

1.3.11. User Watchdog Internal Oscillator Frequency Specifications.................................................................................85

1.4. I/O Timing................................................................................................................................................................. 85

1.4.1. Programmable IOE Delay................................................................................................................................. 86

1.4.2. Programmable Output Buffer Delay................................................................................................................... 87

1.5. Glossary.................................................................................................................................................................... 87

1.6. Arria V GX, GT, SX, and ST Device Datasheet Revision History......................................................................................... 94

2. Arria V GZ Device Datasheet...............................................................................................................................................100

2.1. Electrical Characteristics............................................................................................................................................ 100

2.1.1. Operating Conditions .................................................................................................................................... 100

2.2. Switching Characteristics ...........................................................................................................................................119

2.2.1. Transceiver Performance Specifications ........................................................................................................... 119

2.2.2. Core Performance Specifications .....................................................................................................................133

Arria V Device Datasheet

Send Feedback

Contents

2.3.

2.4.

2.5.

2.6.

2.2.3. Periphery Performance .................................................................................................................................. 139

Configuration Specification ........................................................................................................................................ 151

2.3.1. POR Specifications ........................................................................................................................................151

2.3.2. JTAG Configuration Specifications ................................................................................................................... 151

2.3.3. Fast Passive Parallel (FPP) Configuration Timing ................................................................................................152

2.3.4. Active Serial Configuration Timing .................................................................................................................. 160

2.3.5. Passive Serial Configuration Timing .................................................................................................................163

2.3.6. Initialization ................................................................................................................................................ 165

2.3.7. Configuration Files ........................................................................................................................................165

2.3.8. Remote System Upgrades Circuitry Timing Specification .................................................................................... 167

2.3.9. User Watchdog Internal Oscillator Frequency Specification ................................................................................. 167

I/O Timing .............................................................................................................................................................. 167

2.4.1. Programmable IOE Delay .............................................................................................................................. 168

2.4.2. Programmable Output Buffer Delay .................................................................................................................169

Glossary ................................................................................................................................................................. 169

Arria V GZ Device Datasheet Revision History ............................................................................................................. 175

Send Feedback

Arria V Device Datasheet

AV-51002 | 2019.04.26

Send Feedback

1. Arria

V GX, GT, SX, and ST Device Datasheet

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing

for Arria

V devices.

Arria V devices are offered in commercial and industrial grades. Commercial devices are offered in –C4 (fastest), –C5, and –

C6 speed grades. Industrial grade devices are offered in the –I3 and –I5 speed grades.

Related Information

Arria V Device Overview

Provides more information about the densities and packages of devices in the Arria V family.

1.1. Electrical Characteristics

The following sections describe the operating conditions and power consumption of Arria V devices.

1.1.1. Operating Conditions

Arria V devices are rated according to a set of defined parameters. To maintain the highest possible performance and

reliability of the Arria V devices, you must consider the operating requirements described in this section.

1.1.1.1. Absolute Maximum Ratings

This section defines the maximum operating conditions for Arria V devices. The values are based on experiments conducted

with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.

Caution:

Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device

operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current

specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel

assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in

writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing

orders for products or services.

*Other names and brands may be claimed as the property of others.

ISO

9001:2015

Registered

Recommended Resources

Wien bridge oscillator a

Debei brand SC45STIV, BC-347 refrigerator circuit

Touch alarm electronic door lock circuit

Transformer overheating alarm circuit

Charger-Pool Power supply circuite

555 bus door closing automatic annunciator circuit

Ask, FPGA prompts have multiple drivers due to the non-tri-state driver: [table=98%,rgb(239, 245, 249)] [tr][td]I have customized a FIFO and a RAM in FPGA, both of which are connected to the DSP's bus XD (16 bits). The error message is as follows: Error: The pin "XD[0]" ha...; wangsunhust FPGA/CPLD

Character display acceleration issue under CE: I would like to ask: How to speed up the display of characters in the driver under WINCE? ???...; haiyaofa280 Embedded System

The difference between memset and initialization when defining a variable: unsigned char pDATA[8]; memset(pDATA,0,8); If it is initialized to 0 directly at the definition, what is the difference with memset?...; kyj17096 Embedded System

Ask a question about 15MHZ bandpass filter design: Hello seniors! I now need to design a bandpass filter with a center frequency of 15MHZ and a passband width of 1MHZ. I installed filterpro, but the upper limit of the frequency that can be designed ca...; zzfu2010 Analog electronics

How to create an integrated library and manage it: Want to know how to generate an integrated library and manage it? Please see pdf...; 520spxiong PCB Design

cc2530 user manual: cc2530 user manual...; 蕾蛋蛋 Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components