EEWORLDEEWORLDEEWORLD

Part Number

Search

BSTCR-107-D-XXX-16-G-200-LT

Description
Board Connector, 14 Contact(s), 2 Row(s), Male, Right Angle, 0.1 inch Pitch, Solder Kinked Leads Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size170KB,1 Pages
ManufacturerMajor League Electronics
Websitehttp://www.mlelectronics.com/
Download Datasheet Parametric View All

BSTCR-107-D-XXX-16-G-200-LT Overview

Board Connector, 14 Contact(s), 2 Row(s), Male, Right Angle, 0.1 inch Pitch, Solder Kinked Leads Terminal, Black Insulator, Receptacle

BSTCR-107-D-XXX-16-G-200-LT Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMajor League Electronics
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresLEAD LENGTH=0.630 INCH
body length0.7 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (10) OVER NICKEL (50)
Contact completed and terminatedGold Flash (Au) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialGLASS FILLED POLYESTER
Manufacturer's serial numberBSTCR
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness10u inch
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch2.54 mm
Termination typeSOLDER KINKED LEADS
Total number of contacts14
A newbie's question: What are the two consecutive inverters used for?
Some chips have two inverters in a row. What is the use of this? Wouldn't the voltage level be the same if a line is connected directly? ? Please enlighten me! ! !...
lllxxq141592654 Analog electronics
EEWORLD University ---- FPGA design and FPGA application based on Verilog HDL (Intel official tutorial)
FPGA design and FPGA application based on Verilog HDL (Intel official tutorial) : https://training.eeworld.com.cn/course/5564The basics and design methods of Verilog hardware description language were...
Lemontree FPGA/CPLD
HM62256 Experimental Data
This is the experimental process data of HM62256. The serial communication part has been solved, but the reading and writing of HM62256 has not been solved. Can anyone help me?...
backhuli 51mcu
Set-top box DDR2 power supply problem
I have a question to discuss with you. I have run out of ideas. I wonder if you have any suggestions. I design STBs (set-top boxes) and recently encountered a very vexing problem. The platform configu...
xiaoyu07057 Power technology
Several answers to common questions about fast charging (transferred)
[i=s] This post was last edited by qwqwqw2088 on 2017-7-24 23:33 [/i] [align=left][font=simsun, Arial][size=4][color=#000000] About the concept of "C" in battery charging. This concept is very importa...
qwqwqw2088 Analogue and Mixed Signal
About the problem of touch screen jumping point
I remember that I had discovered this problem last year. The situation was like this. There was no problem clicking on any area of the touch screen. It was very stable and there was no jitter. However...
oldhouse05 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 831  1789  1479  602  329  17  37  30  13  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号