BSTS-115-D-A-22-G-400 datasheet, PDF

BSTS-115-D-A-22-G-400: DescriptionBoard Connector, 30 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size162KB，1 Pages; ManufacturerMajor League Electronics; Websitehttp://www.mlelectronics.com/

Download Datasheet Parametric View All

BSTS-115-D-A-22-G-400 Overview

Board Connector, 30 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Major League Electronics
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	MATING PIN LENGTH=0.320 INCH
body width	0.2 inch
subject depth	0.4 inch
body length	1.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (10) OVER NICKEL (50)
Contact completed and terminated	Gold Flash (Au) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYESTER
Manufacturer's serial number	BSTS
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	10u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.11 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	30

About DMA: StartFragmentIs there anyone using the em-stm3210e development board? It seems that there is a problem with the DMA routine provided by the company There is not even some basic display. Does anyone kn...; jensenhero stm32/stm8

Verilog Program Implementation: I would like to ask you guys, I am writing a program about the maximum likelihood estimation of time and frequency. There is a block diagram in it like this ρ/2 〖|.|〗^2 I know the calculation process ...; eeleader FPGA/CPLD

Why do all FPGA pins output high level?: Dear experts, I soldered a minimum FPGA system board by myself. The FPGA can download the program, but what is the situation except that all the pins output high level? Confirm that there is no cold s...; 沉默珏殇 FPGA/CPLD

Why is the rated voltage of the switch selected as VIN+VLOAD in the buck-boost topology?: Why is the rated voltage of the switch selected as VIN+V_load in the buck-boost topology?...; 小太阳yy Switching Power Supply Study Group

[X-Nucleo in-depth review] I received the board.: [i=s]This post was last edited by damiaa on 2014-11-23 17:05[/i] I received the X-NUCLEO-IDB04A1 board today. So I downloaded some information from the ST website. X-NUCLEO-IDB04A1 board informationBl...; damiaa stm32/stm8

How to solve the problem of undefined reference to `xxx' when esp32 is compiled in vscode idf environment: I added a C file to the sample project of vscode, and then used the previous IDE method to reference the functions in it. When compiling, it always prompted undefined reference to `corresponding funct...; littleshrimp Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components