EEWORLDEEWORLDEEWORLD

Part Number

Search

ISM91-6461CO-20.000

Description
5 mm x 7 mm Ceramic Package SMD Oscillator, TTL / HC-MOS
File Size51KB,2 Pages
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Download Datasheet View All

ISM91-6461CO-20.000 Overview

5 mm x 7 mm Ceramic Package SMD Oscillator, TTL / HC-MOS

5 mm x 7 mm Ceramic Package SMD Oscillator, TTL / HC-MOS
ISM91 Series
Product Features:
Low Jitter, Non-PLL Based Output
CMOS/TTL Compatible Logic Levels
Compatible with Leadfree Processing
Applications:
Fibre Channel
Server & Storage
Sonet /SDH
802.11 / Wifi
T1/E1, T3/E3
System Clock
Frequency
Output Level
HC-MOS
TTL
Duty Cycle
Rise / Fall Time
Output Load
Frequency Stability
Start-up Time
Enable / Disable
Time
Supply Voltage
Current
Operating
Storage
Jitter:
RMS(1sigma)
1 MHz-75 MHz
76 MHz-170 MHz
Max Integrated
1 MHz-75 MHz
76 MHz-170 MHz
Max Total Jitter
1 MHz-75 MHz
76 MHz-170 MHz
1 MHz to 170.000 MHz
‘0’ = 0.1 Vcc Max., ‘1’ = 0.9 Vcc Min.
‘0’ = 0.4 VDC Max., ‘1’ = 2.4 VDC Min.
Specify 50% ±10% or ±5% See Table in Part Number Guide
5 nS Max. @ Vcc = +3.3 VDC, 10 nS Max. @ Vcc = +5 VDC ***
Fo < 50 MHz = 10 TTL, Fo > 50 MHz = 5 LSTTL See Table in Part
Number Guide
See Frequency Stability Table (Includes room temperature tolerance and
stability over operating temperature)
10 mS Max.
100 nS Max.
See Input Voltage Table, tolerance ±5 %
70 mA Max. ***
See Operating Temperature Table in Part Number Guide
-55
°
C to +125
°
C
Recommended
Pad Layout
(Top View)
5 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)
3 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)
1.5 pS RMS (1 sigma -12KHz to 20MHz)
1 pS RMS (1 sigma -12KHz to 20MHz)
50 pS p-p (100K adjacent periods)
30 pS p-p (100K adjacent periods)
Pin
1
2
3
4
Connection
Enable / Disable
Ground
Output
Vdd
Dimension Units: mm
Part Number Guide
Package
Input
Voltage
5 = 5.0 V
3 = 3.3 V
7 = 3.0 V
2 = 2.7 V
6 = 2.5 V
1 = 1.8 V*
Sample Part Number:
Operating
Temperature
1 = 0° C to +70° C
6 = -10° C to +70° C
3 = -20° C to +70° C
4 = -30° C to +75° C
2 = -40° C to +85° C
ISM91 - 3251BH - 20.000
Output
1 = 10TTL / 15 pF HC-MOS
5 = 50 pF HC-MOS (<40 MHz)
6 = 30 pF
Symmetry
(Duty Cycle)
5 = 45 / 55 Max.
6 = 40 / 60 Max.
Stability
(in ppm)
**E =
±10
**D =
±15
**F =
±20
A =
±25
B =
±50
C =
±100
Enable /
Disable
H = Enable
O = N/C
Frequency
I
SM91 -
- 20.000 MHz
NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and GND (pin 2) to minimize power supply noise.
* Not available at all frequencies. ** Not available for all temperature ranges. *** Frequency, supply, and load related parameters.
ILSI
America
Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com
06/09_B
Specifications subject to change without notice
Page 1
MSP430x13x, MSP430F14x, MSP430F15x, MSP430F16x Example Code
The attached is the sample code for MSP430x13x, MSP430F14x, MSP430F15x, MSP430F16x released by TI.The code is the latest code updated by TI. In order to facilitate downloading, I will open a post to i...
wstt Microcontroller MCU
TMS320C54x DSP CPU and peripherals (I)
Chapter 1Overview1 Bus structure The C54x includes eight 16 -bit wide buses: lAprogram bus ( PB ) lThreedata buses ( CB , DB , EB ) lFour address buses ( PAB , CAB , DAB , EAB )2CPUs The CPU structure...
andychu DSP and ARM Processors
Can an op amp powered by 15V plus or minus 15V amplify the voltage to 25V?
From EEWORLD cooperation group: 12425841...
Analog electronics
EEWORLD University - Rapid Prototyping with LaunchPad BoosterPack Ecosystem (2)
Rapid Prototyping with LaunchPad BoosterPack Ecosystem (2) : https://training.eeworld.com.cn/course/306...
cuipin Talking
What are the advantages of monitoring intelligent analysis technology?
At present, the storage and transmission problems are the primary difficulties faced in the monitoring system. A large amount of useless video information is stored and transmitted, which not only was...
xyh_521 Industrial Control Electronics
FPGA Program Debugging Method
When debugging a large-capacity FPGA program, it often takes a long time to compile in order to see a result. Is there any way to improve the efficiency of FPGA debugging? Welcome to speak up!...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2437  1570  1630  624  1860  50  32  33  13  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号