54102-G46-50 datasheet, PDF - EEWORLD Datasheet

54102-G46-50: DescriptionBoard Connector, 100 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size161KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54102-G46-50 Overview

Board Connector, 100 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	POLY BAG PACKAGING
body width	0.19 inch
subject depth	0.1 inch
body length	5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1500VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54102
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	130 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.11 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	100

PDM: Rev:F

STATUS:

Released

Printed: Aug 02, 2002

Is there any FPGA chip with built-in CAN protocol?: I'd like to ask you guys, are there any FPGA chips with built-in CAN protocol? If not, I want to use Verilog language to implement CAN controller module, do you have any suitable materials to recommen...; 大萝卜的小蝌蚪 FPGA/CPLD

Debugging issues with sdram in NIOS II: I used SDRAM in NIOS II, but the following prompt appeared during the simulation: Error! : Failed memory access in component cpu - Unable to write data 0x18 to in valid memory address 0x1800000 Error!...; 亭哥V5 FPGA/CPLD

Reminder for short message replies to old posts...: Every time I log in, I get a short message reminder. . . At first glance, they are all replies to old posts, such as posts from one or two years ago. . .After reading the function description of the f...; open82977352 Suggestions & Announcements

TTL: Why is the source current ×6 and the sink current ×3?...; 初学00000001 Analog electronics

MSP430F149 MCU header file: #define TACCR1_ 0x0174 /* Timer A capture/compare register 1 */ sfrw TACCR1 = TACCR1_; What does sfrw mean in the above two lines of code? thanks....; zhengrs Embedded System

Calculation of Equivalent Capacitance of Capacitance Multiplier: To design a power supply, I remembered the post marked earlier - [url=https://www.amobbs.com/thread-4710474-1-1.html]Ultra-low ripple linear regulated power supply circuit[/url], which mentioned the c...; Tobey Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components