54122-418-05-2050 datasheet, PDF

54122-418-05-2050: DescriptionBoard Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-418-05-2050 Overview

Board Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.807 inch
body length	0.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	10

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

FPGA Design Practice (Logic): FPGA Design Practice (Logic) is aimed at the vast number of FPGA/CPLD beginners. It explains FPGA/CPLD and related basic knowledge from scratch, and uses a motherboard-based learning kit that supports...; arui1999 Download Centre

SIMterix-Simplies~4~ Verilog: In the case of mixed integer and analog systems, simulation can only simulate Verilog or analog. If the digital part has only output, it is OK, just edit the voltage source and import the waveform fil...; xutong Analog electronics

CCS Error: DEBUG: Error 2863: The control PushButton2 on dialog Installation_Type_Dialog needs the icon TypicalInstall.bmp in size 48x48, but that size is not available. Loading the first available sizeInternal ...; feiyun DSP and ARM Processors

When the CEdit control is deleted by pressing the back key under EVC4.0\wince5, the content of CEdit is not updated: The cursor has moved over, but the string is still displayed there. It is updated only when the line is deleted. If you enter again, it will overlap with the previous word. And this problem only occur...; zhangheng Embedded System

After IAR compiles and downloads the code, how do I know the total length of the code and where the address is from and to?: Is there any automatically generated file that I can look at directly?Thanks!...; jsglf Microcontroller MCU

Is it possible to add a count loop in the combinational logic of a three-stage state machine?: Assuming the clock cycle is 40ns, the state changes of my sequential circuit are about 80ns, 160ns, 160ns, 40ns. In a state, it relies on counting loops to stay in this state until the loop count meet...; lvben5d FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components