ISM97-5255AO-20.000 datasheet, PDF

Datasheet> All Categories > ISM97-5255AO-20.000

Preview

ISM97-5255AO-20.000: Description2.5 mm x 3.2 mm Ceramic Package SMD Oscillator, TTL / HC-MOS; File Size100KB，2 Pages; ManufacturerILSI; Websitehttp://www.ilsiamerica.com

Download Datasheet View All

ISM97-5255AO-20.000 Overview

2.5 mm x 3.2 mm Ceramic Package SMD Oscillator, TTL / HC-MOS

Preview

Download Datasheet

View All

2.5 mm x 3.2 mm Ceramic Package SMD Oscillator, TTL / HC-MOS

ISM97 Series

Product Features:

Low Jitter, Non-PLL Based Output

CMOS/TTL Compatible Logic Levels

Compatible with Leadfree Processing

Applications:

Fibre Channel

Server & Storage

Sonet /SDH

802.11 / Wifi

T1/E1, T3/E3

System Clock

Frequency

Output Level

HC-MOS

TTL

Duty Cycle

Rise / Fall Time

Output Load

Frequency Stability

Start-up Time

Enable / Disable

Time

Supply Voltage

Current

1.000 MHz to 152.250 MHz

‘0’ = 0.1 Vcc Max., ‘1’ = 0.9 Vcc Min.

‘0’ = 0.4 VDC Max., ‘1’ = 2.4 VDC Min.

Specify 50% ±10% or ±5% See Table in Part Number Guide

6 nS Max.

See Table in Part Number Guide

See Frequency Stability Table (Includes room temperature tolerance and

stability over operating temperature)

10 mS Max.

100 nS Max. N.C. or

≥

70% Vdd = Enable.

≤

30% Vdd = Disable.

See Input Voltage Table, tolerance ±5 %

25 mA Max. (5.0V)

20 mA Max. (1.8V-3.3V)

2.0

1.3

Recommended Pad layout

2.6

Operating

Storage

Jitter:

RMS(1sigma)

1 MHz-60 MHz

Max Integrated

1 MHz-60 MHz

Max Total Jitter

1 MHz-60 MHz

See Operating Temperature Table in Part Number Guide

-55



C to +125



1.4

5 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)

1.5 pS RMS (1 sigma -12KHz to 20MHz)

50 pS p-p (100K adjacent periods)

Pin Connection

Enable

GND

Output

Vcc

Dimension Units: mm

Part Number Guide

Package

Input

Voltage

5 = 5.0 V

3 = 3.3 V

7 = 3.0 V

2 = 2.7 V

6 = 2.5 V

1 = 1.8 V*

Sample Part Number:

Symmetry

(Duty Cycle)

5 = 45 / 55 Max.

6 = 40 / 60 Max.

ISM97

- 3251BH - 20.000

Stability

(in ppm)

**E =

10

**D =

15

**F =

20

**A =

25

B =

50

C =

100

Operating

Temperature

1 = 0 C to +70 C

6 = -10 C to +70 C

3 = -20 C to +70 C

4 = -30 C to +75 C

2 = -40 C to +85 C

Output

1 = 10TTL / 15 pF HC-MOS

6 = 30 pF

5 = 50 pF HC-MOS (<40 MHz)

Enable /

Disable

H = Enable

O = N/C

Frequency

SM97 -

- 20.000 MHz

NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and GND (pin 2) to minimize power supply noise.

* Not available at all frequencies. ** Not available for all temperature ranges. *** Frequency, supply, and load related parameters.

ILSI

America

Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com

6/05/12

Specifications subject to change without notice

Page 1

Recommended Resources

LCπ filter-between lines

High speed silicon controlled switch pulse output circuit diagram

Dual-circuit insurance starting and automatic switching control circuit

Universal frequency converter uses three-wire control motor

Typical circuit of MAX603,604 fixed output

LA1816 stereo radio circuit

Can I ask an expert for help on testbench? Is this my first testbench?: My circuit is to make an LED blink. Here is the circuit description: module exp2(led,clk); input clk; output led; reg led; reg [24:0]cnt; always @(posedge clk) begincnt = cnt + 1;if(cnt == 25000000)be...; 小鱼儿1045 FPGA/CPLD

Please tell me how I should design this waveform generation and control circuit: Hello everyone! I want to design a circuit that can generate two synchronous waveforms, and trigger a data acquisition card to collect data when the waveform reaches a certain point. Which one should ...; 武帝座一 MCU

【Altera SOC Experience Tour】 (IV) Software and Hardware Design of Tetris Game: [i=s]This post was last edited by Jackzhang1992 on 2015-4-17 15:13[/i] [align=center][font=宋体](IV) Software and Hardware Design of Tetris Game[/font][/align][align=left][font=宋体][b]Overview[/b][/font]...; Jackzhang1992 FPGA/CPLD

The mystery of skyrocketing housing prices in small and medium-sized cities: The mystery of the skyrocketing housing prices in small and medium-sized cities. To laymen, the skyrocketing housing prices are incomprehensible and incredible. However, as real estate professionals, ...; wangkj Talking

Getting down to business - Understanding MLC machine learning of LSM6DSOX: Getting down to business - Understanding MLC machine learning of LSM6DSOX Before learning, I referred to justd0's post (https://bbs.eeworld.com.cn/thread-1120851-1-1.html). I have to say that it is re...; poponianhua ST MEMS Sensor Creative Design Competition

How to burn programs into external memory: I want to burn the program into the external memory using quartus ii. The external memory is not the dedicated EPCS but winbond. How to operate it? I have read a lot on the Internet but I am still con...; xiha FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components