54102-S20-47 datasheet, PDF - EEWORLD Datasheet

54102-S20-47: DescriptionBoard Connector, 94 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size161KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54102-S20-47 Overview

Board Connector, 94 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	POLY BAG PACKAGING
body width	0.19 inch
subject depth	0.1 inch
body length	4.7 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1500VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54102
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	130 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.7 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	94

PDM: Rev:F

STATUS:

Released

Printed: Aug 02, 2002

【Download】New version GD32F10x: Based on Arm Cortex-M3 32-bit MCU: [i=s]This post was last edited by Jacktang on 2021-6-18 21:50[/i]The GD32F10x series devices are 32-bit general-purpose microcontrollers based on the Arm Cortex-M3 processor. The Arm Cortex-M3 process...; Jacktang Domestic Chip Exchange

Received the j-link and posted it on Instagram. Thanks to Xiaochuan for the support.: [i=s]This post was last edited by paulhyde on 2014-9-15 03:29[/i] [font=新宋体][size=4]Preliminary test shows that it is very easy to use, with fast download speed. The key is that it is MINI, which make...; 绝影_ Electronics Design Contest

How to constrain this clock in ISE: I have a generator clock in my design. How can I constrain this clock in ISE?...; blink FPGA/CPLD

Primary Questions: I am using the s3c2410 experiment box. The experiment guide says to connect the experiment box to the power supply and then disconnect the jp8. The LCD screen will show a picture. I press this to do i...; tom_peng Embedded System

The Growth Path of a Logic Engineer - Introduction: [align=left]Recently, the logic group has a lot of tasks and insufficient manpower, so we have recruited some new employees. Recently, I have also interviewed many people from various industries and c...; yifeilw FPGA/CPLD

Requesting a very detailed design process for the design of a wet LED cross-current source: Dear experts, can anyone share the design documents of cross-flow source so that I can learn from it? Thank you! !...; king-ren Power technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components