54122-114-48-1350 datasheet, PDF

54122-114-48-1350: DescriptionBoard Connector, 96 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-114-48-1350 Overview

Board Connector, 96 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	306052187
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	9.1
body width	0.19 inch
subject depth	0.531 inch
body length	4.8 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	96

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

AgilentLVDC transmission system test solution: Agilent LVDS transmission system test solution 2010-05-16 21:56:51 Source: China Power Grid 我要评论(44)--> Keywords:Agilent -->AgilentLVDS -->LVDS传输系统 -->transmission systemFPGA -->FPGALVDS is the abbrev...; 安_然 Analogue and Mixed Signal

Application explanation of op amp: [i=s] This post was last edited by Know How to Cherish on 2014-6-21 23:39[/i] The circuits composed of operational amplifiers are diverse and dazzling, and they are the focus of learning analog circui...; 懂得珍惜 Analog electronics

Experts, please help me with some of the problems with assembly and C mixed compilation.: 1. Source code: asm cld asm rep outsw(insw) ----When compiling, this sentence prompts that the syntax structure configure is wrong. 2. In addition, when compiling, the identifiers (legal) in the assem...; wewe2000 Embedded System

What happened to the ccs loader error? Urgent!: The following error occurs when loading the program:load failed, A section of your program falls into a memory region that is not writable. Check your linker configuration and/or memory map.What is th...; helly DSP and ARM Processors

DSP learning related problems and solutions:: 1. Problem description: There is an error when connecting to JTag, and it cannot be connected. Error message: Error connecting to the target: Error 0x80000200/-1047 Fatal Error during: OCS, PTI_ERR_EM...; Jacktang DSP and ARM Processors

How to connect evc4.0++ with SQL CE: How to connect evc4.0++ with SQL CE, can anyone give me a sample code? Thanks a lot!...; mu03029827 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components