EEWORLDEEWORLDEEWORLD

Part Number

Search

KVX05C47R3E0M

Description
Hifh-Voltage and Pulse, Mica-Paper/Polymer Capacitors
File Size140KB,4 Pages
ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]
Download Datasheet View All

KVX05C47R3E0M Overview

Hifh-Voltage and Pulse, Mica-Paper/Polymer Capacitors

CDM Cornell Dubilier • 140 Technology Place • Liberty, SC 29657 • Phone: (864)843-2277 • Fax: (864)843-3800 • www.cde.com
Recommend a book about developing communication equipment with PowerPC. This is the first time I have seen a book of this type.
Detailed Explanation of Embedded Design and Communication Equipment Development - Based on MPC82XX Processor [b]Excellent Links [/b] http://www.amazon.cn/mn/detailApp?qid=1238487283&ref=SR&sr=13-1&uid...
iwtxk_tq Embedded System
SCT timer frequency division problem
There is a SCT state timer in the LPC43XX microcontroller. I want to lower the SCT timer clock to 54Mhz, but I don't find the frequency division register in the SCT chapter! As shown in the figure bel...
iiijjj0323 NXP MCU
TI C2000 DSP program encryption 2 methods (explicit and implicit)
Explicit and implicit methods cannot be used at the same time 1. Explicit methodSelect Tools-F28xx On-chip Flash Programmer to enter the Flash programming interface (as shown below), as shown above, o...
Jacktang Microcontroller MCU
About extracting stored data for mux multiplexing with ffmepg (to the network or other)
1. Add a buffer area. Add the AVIOContext structure in libavformat/avio.h. table=98%,inherit] [tr=inherit][td][backcolor=inherit]typedef struct AVIOContext { ... ...[/backcolor] [backcolor=inherit] [b...
Ternence.Hsu DSP and ARM Processors
Syntax of Timing Constraints in UCF Files
Constraining UCF files and directly inputting from the Constrains Editor is the most convenient and direct way to add constraints. I have summarized the following commonly used syntaxes: 2 \- i: T u/ ...
eeleader FPGA/CPLD
【Design Tools】Using retiming to improve FPGA performance
Retiming is an intelligent process of moving and balancing registers backward and/or forward across combinatorial delay paths to obtain an optimum timing while maintaining the functional behavior of t...
sdjntl FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 886  1340  2303  981  2202  18  27  47  20  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号