LM3S610-IRN20-A0 datasheet, PDF

Datasheet> All Categories > LM3S610-IRN20-A0

Preview

LM3S610-IRN20-A0: DescriptionMicrocontroller; File Size2MB，409 Pages; ManufacturerETC2

Download Datasheet View All

LM3S610-IRN20-A0 Overview

Microcontroller

Preview

Download Datasheet

View All

P REL I MIN AR Y

LM3S610 Microcontroller

D A TA S H E E T

DS-LM3S61 0-03

Co pyrigh t © 200 7 Lumin ary Micro, In c.

LM3S610 Data Sheet

Table of Contents

Legal Disclaimers and Trademark Information.............................................................................. 2

Revision History ............................................................................................................................. 17

About This Document..................................................................................................................... 19

Audience........................................................................................................................................................... 19

About This Manual............................................................................................................................................ 19

Related Documents .......................................................................................................................................... 19

Documentation Conventions............................................................................................................................. 19

1.1

1.2

1.3

1.4

1.4.1

1.4.2

1.4.3

1.4.4

1.4.5

1.4.6

1.4.7

1.4.8

1.5

Architectural Overview ....................................................................................................... 22

Product Features ................................................................................................................................. 22

Target Applications .............................................................................................................................. 26

High-Level Block Diagram ................................................................................................................... 27

Functional Overview ............................................................................................................................ 28

ARM Cortex™-M3 ............................................................................................................................... 28

Motor Control Peripherals .................................................................................................................... 28

Analog Peripherals .............................................................................................................................. 29

Serial Communications Peripherals..................................................................................................... 29

System Peripherals.............................................................................................................................. 30

Memory Peripherals............................................................................................................................. 31

Additional Features .............................................................................................................................. 31

Hardware Details ................................................................................................................................. 32

System Block Diagram ........................................................................................................................ 33

2.1

2.2

2.2.1

2.2.2

2.2.3

2.2.4

2.2.5

2.2.6

ARM Cortex-M3 Processor Core........................................................................................ 34

Block Diagram ..................................................................................................................................... 35

Functional Description ......................................................................................................................... 35

Serial Wire and JTAG Debug .............................................................................................................. 35

Embedded Trace Macrocell (ETM) ...................................................................................................... 36

Trace Port Interface Unit (TPIU) .......................................................................................................... 36

ROM Table .......................................................................................................................................... 36

Memory Protection Unit (MPU) ............................................................................................................ 36

Nested Vectored Interrupt Controller (NVIC) ....................................................................................... 36

5.1

5.2

5.2.1

5.2.2

5.2.3

5.2.4

5.3

5.4

5.4.1

5.4.2

Memory Map ........................................................................................................................ 42

Interrupts ............................................................................................................................. 44

JTAG Interface .................................................................................................................... 47

Block Diagram ..................................................................................................................................... 48

Functional Description ......................................................................................................................... 48

JTAG Interface Pins............................................................................................................................. 49

JTAG TAP Controller ........................................................................................................................... 50

Shift Registers ..................................................................................................................................... 51

Operational Considerations ................................................................................................................. 51

Initialization and Configuration............................................................................................................. 52

Register Descriptions........................................................................................................................... 53

Instruction Register (IR) ....................................................................................................................... 53

Data Registers ..................................................................................................................................... 55

6.1

6.1.1

System Control.................................................................................................................... 57

Functional Description ......................................................................................................................... 57

Device Identification............................................................................................................................. 57

April 27, 2007

Preliminary

Table of Contents

6.1.2

6.1.3

6.1.4

6.1.5

6.2

6.3

6.4

Reset Control ....................................................................................................................................... 57

Power Control ...................................................................................................................................... 60

Clock Control ....................................................................................................................................... 60

System Control .................................................................................................................................... 62

Initialization and Configuration............................................................................................................. 63

Register Map ....................................................................................................................................... 63

Register Descriptions........................................................................................................................... 64

7.1

7.2

7.2.1

7.2.2

7.3

7.3.1

7.3.2

7.4

7.5

Internal Memory .................................................................................................................. 99

Block Diagram ..................................................................................................................................... 99

Functional Description ......................................................................................................................... 99

SRAM Memory .................................................................................................................................... 99

Flash Memory .................................................................................................................................... 100

Initialization and Configuration........................................................................................................... 102

Changing Flash Protection Bits ......................................................................................................... 102

Flash Programming ........................................................................................................................... 103

Register Map ..................................................................................................................................... 103

Register Descriptions......................................................................................................................... 104

8.1

8.2

8.2.1

8.2.2

8.2.3

8.2.4

8.2.5

8.2.6

8.3

8.4

8.5

General-Purpose Input/Outputs (GPIOs) ........................................................................ 116

Block Diagram ................................................................................................................................... 117

Functional Description ....................................................................................................................... 118

Data Register Operation .................................................................................................................... 118

Data Direction .................................................................................................................................... 119

Interrupt Operation............................................................................................................................. 119

Mode Control ..................................................................................................................................... 120

Pad Configuration .............................................................................................................................. 120

Identification....................................................................................................................................... 120

Initialization and Configuration........................................................................................................... 120

Register Map ..................................................................................................................................... 122

Register Descriptions......................................................................................................................... 123

9.1

9.2

9.2.1

9.2.2

9.2.3

9.3

9.3.1

9.3.2

9.3.3

9.3.4

9.3.5

9.3.6

9.4

9.5

General-Purpose Timers .................................................................................................. 154

Block Diagram ................................................................................................................................... 155

Functional Description ....................................................................................................................... 155

GPTM Reset Conditions .................................................................................................................... 155

32-Bit Timer Operating Modes........................................................................................................... 155

16-Bit Timer Operating Modes........................................................................................................... 157

Initialization and Configuration........................................................................................................... 161

32-Bit One-Shot/Periodic Timer Mode ............................................................................................... 161

32-Bit Real-Time Clock (RTC) Mode ................................................................................................. 162

16-Bit One-Shot/Periodic Timer Mode ............................................................................................... 162

16-Bit Input Edge Count Mode .......................................................................................................... 162

16-Bit Input Edge Timing Mode ......................................................................................................... 163

16-Bit PWM Mode.............................................................................................................................. 163

Register Map ..................................................................................................................................... 164

Register Descriptions......................................................................................................................... 165

10.

10.1

10.2

10.3

Watchdog Timer ................................................................................................................ 186

Block Diagram ................................................................................................................................... 186

Functional Description ....................................................................................................................... 187

Initialization and Configuration........................................................................................................... 187

Preliminary

April 27, 2007

LM3S610 Data Sheet

10.4

10.5

Register Map ..................................................................................................................................... 187

Register Descriptions......................................................................................................................... 188

11.

11.1

11.2

11.2.1

11.2.2

11.2.3

11.2.4

11.2.5

11.2.6

11.3

11.3.1

11.3.2

11.4

11.5

Analog-to-Digital Converter (ADC) .................................................................................. 209

Block Diagram ................................................................................................................................... 209

Functional Description ....................................................................................................................... 210

Sample Sequencers .......................................................................................................................... 210

Module Control .................................................................................................................................. 211

Hardware Sample Averaging Circuit.................................................................................................. 211

Analog-to-Digital Converter ............................................................................................................... 211

Test Modes ........................................................................................................................................ 211

Internal Temperature Sensor ............................................................................................................. 212

Initialization and Configuration........................................................................................................... 212

Module Initialization ........................................................................................................................... 212

Sample Sequencer Configuration ...................................................................................................... 212

Register Map ..................................................................................................................................... 213

Register Descriptions......................................................................................................................... 214

12.

12.1

12.2

12.2.1

12.2.2

12.2.3

12.2.4

12.2.5

12.2.6

12.3

12.4

12.5

Universal Asynchronous Receivers/Transmitters (UARTs).......................................... 239

Block Diagram ................................................................................................................................... 240

Functional Description ....................................................................................................................... 240

Transmit/Receive Logic ..................................................................................................................... 240

Baud-Rate Generation ....................................................................................................................... 241

Data Transmission ............................................................................................................................. 242

FIFO Operation .................................................................................................................................. 242

Interrupts............................................................................................................................................ 242

Loopback Operation .......................................................................................................................... 243

Initialization and Configuration........................................................................................................... 243

Register Map ..................................................................................................................................... 244

Register Descriptions......................................................................................................................... 245

13.

13.1

13.2

13.2.1

13.2.2

13.2.3

13.2.4

13.3

13.4

13.5

Synchronous Serial Interface (SSI) ................................................................................. 275

Block Diagram ................................................................................................................................... 275

Functional Description ....................................................................................................................... 276

Bit Rate Generation ........................................................................................................................... 276

FIFO Operation .................................................................................................................................. 276

Interrupts............................................................................................................................................ 276

Frame Formats .................................................................................................................................. 277

Initialization and Configuration........................................................................................................... 284

Register Map ..................................................................................................................................... 285

Register Descriptions......................................................................................................................... 286

14.

14.1

14.2

14.2.1

14.2.2

14.3

14.4

14.5

14.6

Inter-Integrated Circuit (I2C) Interface ............................................................................ 310

Block Diagram ................................................................................................................................... 310

Functional Description ....................................................................................................................... 310

C Bus Functional Overview ............................................................................................................. 311

Available Speed Modes ..................................................................................................................... 320

Initialization and Configuration........................................................................................................... 321

Register Map ..................................................................................................................................... 322

Register Descriptions (I2C Master).................................................................................................... 322

Register Descriptions (I2C Slave)...................................................................................................... 336

April 27, 2007

Preliminary

Recommended Resources

Color sensor amplification circuit

STK4362 power amplifier circuit diagram

TTL oscillator interface data for television display

Stereo equalizer circuit diagram

Sony KV-25F color TV power supply circuit

555-8kv high voltage generator circuit

Power consumption of LM3S8962: LM3S8962 has 256KB of FLASH, 64KB of RAM, and a main frequency of 50 MHz.Its power consumption is as follows (from the official PDF):At 50M, all peripherals are turned on, and the current consumed at ...; zhdphao Microcontroller MCU

World clock controlled by NXP LPC845: From: https://mcuoneclipse.com/2019/11/24/wor ... xp-lpc845/After completing a clock using stepper motors (see " DIY Stepper Motor Clock Using NXP LPC845-BRK "), I wanted to build a special clock that...; dcexpert DIY/Open Source Hardware

EEWORLD University Hall - How to play with Raspberry Pi: How to play with Raspberry Pi : https://training.eeworld.com.cn/course/4286This book provides a large number of practical examples. Readers only need to follow the instructions step by step to complet...; 老白菜 DIY/Open Source Hardware

What does EXT_REF mean on the logic analyzer interface?: What does EXT_REF on the logic analyzer interface mean? How to use it? As shown in the figure below:...; cat3902982 Test/Measurement

USB_ISP download line production method: The circuit diagram and driver are all below. I would also like to state that this was copied from someone else and is only for sharing with everyone. The chip used is CH341 and the circuit is very st...; l72v3ie MCU

stm32 program download: [color=#000][font=Helvetica, Arial, sans-serif]I made a STM32 minimum system. When I downloaded the program, it could not be downloaded to the FLash. This problem occurred as soon as I downloaded it. ...; 战国策 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components