LM3S610-IRN20-A1 datasheet, PDF

Datasheet> All Categories > LM3S610-IRN20-A1

Preview

LM3S610-IRN20-A1: DescriptionMicrocontroller; File Size2MB，409 Pages; ManufacturerETC2

Download Datasheet View All

LM3S610-IRN20-A1 Overview

Microcontroller

Preview

Download Datasheet

View All

P REL I MIN AR Y

LM3S610 Microcontroller

D A TA S H E E T

DS-LM3S61 0-03

Co pyrigh t © 200 7 Lumin ary Micro, In c.

LM3S610 Data Sheet

Table of Contents

Legal Disclaimers and Trademark Information.............................................................................. 2

Revision History ............................................................................................................................. 17

About This Document..................................................................................................................... 19

Audience........................................................................................................................................................... 19

About This Manual............................................................................................................................................ 19

Related Documents .......................................................................................................................................... 19

Documentation Conventions............................................................................................................................. 19

1.1

1.2

1.3

1.4

1.4.1

1.4.2

1.4.3

1.4.4

1.4.5

1.4.6

1.4.7

1.4.8

1.5

Architectural Overview ....................................................................................................... 22

Product Features ................................................................................................................................. 22

Target Applications .............................................................................................................................. 26

High-Level Block Diagram ................................................................................................................... 27

Functional Overview ............................................................................................................................ 28

ARM Cortex™-M3 ............................................................................................................................... 28

Motor Control Peripherals .................................................................................................................... 28

Analog Peripherals .............................................................................................................................. 29

Serial Communications Peripherals..................................................................................................... 29

System Peripherals.............................................................................................................................. 30

Memory Peripherals............................................................................................................................. 31

Additional Features .............................................................................................................................. 31

Hardware Details ................................................................................................................................. 32

System Block Diagram ........................................................................................................................ 33

2.1

2.2

2.2.1

2.2.2

2.2.3

2.2.4

2.2.5

2.2.6

ARM Cortex-M3 Processor Core........................................................................................ 34

Block Diagram ..................................................................................................................................... 35

Functional Description ......................................................................................................................... 35

Serial Wire and JTAG Debug .............................................................................................................. 35

Embedded Trace Macrocell (ETM) ...................................................................................................... 36

Trace Port Interface Unit (TPIU) .......................................................................................................... 36

ROM Table .......................................................................................................................................... 36

Memory Protection Unit (MPU) ............................................................................................................ 36

Nested Vectored Interrupt Controller (NVIC) ....................................................................................... 36

5.1

5.2

5.2.1

5.2.2

5.2.3

5.2.4

5.3

5.4

5.4.1

5.4.2

Memory Map ........................................................................................................................ 42

Interrupts ............................................................................................................................. 44

JTAG Interface .................................................................................................................... 47

Block Diagram ..................................................................................................................................... 48

Functional Description ......................................................................................................................... 48

JTAG Interface Pins............................................................................................................................. 49

JTAG TAP Controller ........................................................................................................................... 50

Shift Registers ..................................................................................................................................... 51

Operational Considerations ................................................................................................................. 51

Initialization and Configuration............................................................................................................. 52

Register Descriptions........................................................................................................................... 53

Instruction Register (IR) ....................................................................................................................... 53

Data Registers ..................................................................................................................................... 55

6.1

6.1.1

System Control.................................................................................................................... 57

Functional Description ......................................................................................................................... 57

Device Identification............................................................................................................................. 57

April 27, 2007

Preliminary

Table of Contents

6.1.2

6.1.3

6.1.4

6.1.5

6.2

6.3

6.4

Reset Control ....................................................................................................................................... 57

Power Control ...................................................................................................................................... 60

Clock Control ....................................................................................................................................... 60

System Control .................................................................................................................................... 62

Initialization and Configuration............................................................................................................. 63

Register Map ....................................................................................................................................... 63

Register Descriptions........................................................................................................................... 64

7.1

7.2

7.2.1

7.2.2

7.3

7.3.1

7.3.2

7.4

7.5

Internal Memory .................................................................................................................. 99

Block Diagram ..................................................................................................................................... 99

Functional Description ......................................................................................................................... 99

SRAM Memory .................................................................................................................................... 99

Flash Memory .................................................................................................................................... 100

Initialization and Configuration........................................................................................................... 102

Changing Flash Protection Bits ......................................................................................................... 102

Flash Programming ........................................................................................................................... 103

Register Map ..................................................................................................................................... 103

Register Descriptions......................................................................................................................... 104

8.1

8.2

8.2.1

8.2.2

8.2.3

8.2.4

8.2.5

8.2.6

8.3

8.4

8.5

General-Purpose Input/Outputs (GPIOs) ........................................................................ 116

Block Diagram ................................................................................................................................... 117

Functional Description ....................................................................................................................... 118

Data Register Operation .................................................................................................................... 118

Data Direction .................................................................................................................................... 119

Interrupt Operation............................................................................................................................. 119

Mode Control ..................................................................................................................................... 120

Pad Configuration .............................................................................................................................. 120

Identification....................................................................................................................................... 120

Initialization and Configuration........................................................................................................... 120

Register Map ..................................................................................................................................... 122

Register Descriptions......................................................................................................................... 123

9.1

9.2

9.2.1

9.2.2

9.2.3

9.3

9.3.1

9.3.2

9.3.3

9.3.4

9.3.5

9.3.6

9.4

9.5

General-Purpose Timers .................................................................................................. 154

Block Diagram ................................................................................................................................... 155

Functional Description ....................................................................................................................... 155

GPTM Reset Conditions .................................................................................................................... 155

32-Bit Timer Operating Modes........................................................................................................... 155

16-Bit Timer Operating Modes........................................................................................................... 157

Initialization and Configuration........................................................................................................... 161

32-Bit One-Shot/Periodic Timer Mode ............................................................................................... 161

32-Bit Real-Time Clock (RTC) Mode ................................................................................................. 162

16-Bit One-Shot/Periodic Timer Mode ............................................................................................... 162

16-Bit Input Edge Count Mode .......................................................................................................... 162

16-Bit Input Edge Timing Mode ......................................................................................................... 163

16-Bit PWM Mode.............................................................................................................................. 163

Register Map ..................................................................................................................................... 164

Register Descriptions......................................................................................................................... 165

10.

10.1

10.2

10.3

Watchdog Timer ................................................................................................................ 186

Block Diagram ................................................................................................................................... 186

Functional Description ....................................................................................................................... 187

Initialization and Configuration........................................................................................................... 187

Preliminary

April 27, 2007

LM3S610 Data Sheet

10.4

10.5

Register Map ..................................................................................................................................... 187

Register Descriptions......................................................................................................................... 188

11.

11.1

11.2

11.2.1

11.2.2

11.2.3

11.2.4

11.2.5

11.2.6

11.3

11.3.1

11.3.2

11.4

11.5

Analog-to-Digital Converter (ADC) .................................................................................. 209

Block Diagram ................................................................................................................................... 209

Functional Description ....................................................................................................................... 210

Sample Sequencers .......................................................................................................................... 210

Module Control .................................................................................................................................. 211

Hardware Sample Averaging Circuit.................................................................................................. 211

Analog-to-Digital Converter ............................................................................................................... 211

Test Modes ........................................................................................................................................ 211

Internal Temperature Sensor ............................................................................................................. 212

Initialization and Configuration........................................................................................................... 212

Module Initialization ........................................................................................................................... 212

Sample Sequencer Configuration ...................................................................................................... 212

Register Map ..................................................................................................................................... 213

Register Descriptions......................................................................................................................... 214

12.

12.1

12.2

12.2.1

12.2.2

12.2.3

12.2.4

12.2.5

12.2.6

12.3

12.4

12.5

Universal Asynchronous Receivers/Transmitters (UARTs).......................................... 239

Block Diagram ................................................................................................................................... 240

Functional Description ....................................................................................................................... 240

Transmit/Receive Logic ..................................................................................................................... 240

Baud-Rate Generation ....................................................................................................................... 241

Data Transmission ............................................................................................................................. 242

FIFO Operation .................................................................................................................................. 242

Interrupts............................................................................................................................................ 242

Loopback Operation .......................................................................................................................... 243

Initialization and Configuration........................................................................................................... 243

Register Map ..................................................................................................................................... 244

Register Descriptions......................................................................................................................... 245

13.

13.1

13.2

13.2.1

13.2.2

13.2.3

13.2.4

13.3

13.4

13.5

Synchronous Serial Interface (SSI) ................................................................................. 275

Block Diagram ................................................................................................................................... 275

Functional Description ....................................................................................................................... 276

Bit Rate Generation ........................................................................................................................... 276

FIFO Operation .................................................................................................................................. 276

Interrupts............................................................................................................................................ 276

Frame Formats .................................................................................................................................. 277

Initialization and Configuration........................................................................................................... 284

Register Map ..................................................................................................................................... 285

Register Descriptions......................................................................................................................... 286

14.

14.1

14.2

14.2.1

14.2.2

14.3

14.4

14.5

14.6

Inter-Integrated Circuit (I2C) Interface ............................................................................ 310

Block Diagram ................................................................................................................................... 310

Functional Description ....................................................................................................................... 310

C Bus Functional Overview ............................................................................................................. 311

Available Speed Modes ..................................................................................................................... 320

Initialization and Configuration........................................................................................................... 321

Register Map ..................................................................................................................................... 322

Register Descriptions (I2C Master).................................................................................................... 322

Register Descriptions (I2C Slave)...................................................................................................... 336

April 27, 2007

Preliminary

Recommended Resources

Utilizing a Single Solar Cell Charger Circuit

High linearity VI conversion circuit

Simple digital reverb karaoke wireless microphone circuit

Xia Pu C-2010 color TV power supply circuit

AC 110v-DC 5v/10A switching power supply

Color TV remote control 35

The STM8A program always runs outside while(1). What is the problem?: Please give me some advice. Since I have just started using STM8, there are many things I don't understand. Please give me some advice....; renguoquan stm32/stm8

MXCHIP+ shares the engineering template I made for Open1801: I studied the STM32 tutorial of Wildfire during the summer vacation. Now I am seriously working on my own program and running it on the Open1801 board. The first problem I need to solve is to build a ...; 木子鱼 RF/Wirelessly

How is 2.4G ZigBee compatible with Wi-Fi?: As we all know, Xiaomi's smart set includes 4 sets of human body sensors, door and window sensors, wireless switches and multi-function gateways, which use an industrial-grade ZigBee RF chip based on ...; Jacktang RF/Wirelessly

GigaDevice GD32307E-START development board recommendation: GigaDevice GD32307E-START development board is equipped with GD32F307, the mainstream chip of GD32 ARM Cortex-M4 microcontroller. It is also one of the designated development boards for the "GigaDevic...; okhxyyo Domestic Chip Exchange

Motor drive circuit: Motor drive circuit...; xtss Industrial Control Electronics

I don't understand the ISR of 2410 I2C. Please help explain it!: I am debugging the I2C stream driver of CE5.0 + 2410, and I don’t understand the ISR part of the I2C interrupt, as follows: [code] // // IIC Interrupt // else if ( IntPendVal == INTSRC_IIC ) { s2410IN...; kelian1213 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components