EEWORLDEEWORLDEEWORLD

Part Number

Search

BSTC-240-S-090-01-GT-120

Description
Board Connector, 40 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size153KB,1 Pages
ManufacturerMajor League Electronics
Websitehttp://www.mlelectronics.com/
Download Datasheet Parametric View All

BSTC-240-S-090-01-GT-120 Overview

Board Connector, 40 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Black Insulator, Receptacle

BSTC-240-S-090-01-GT-120 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMajor League Electronics
Reach Compliance Codecompliant
Other featuresBOARD STACKING CONNECTOR
body width0.079 inch
subject depth0.12 inch
body length3.16 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (10) OVER NICKEL (50)
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialGLASS FILLED POLYESTER
JESD-609 codee0
Manufacturer's serial numberBSTC
Plug contact pitch0.079 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
Plating thickness10u inch
Rated current (signal)2 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.09 inch
Terminal pitch2.0066 mm
Termination typeSOLDER
Total number of contacts40
stm32+LWIP+SNMP template request
As the title says: LWIP transplantation is OK, hardware is OK, now I need to do SNMP on it, I have been looking up information for a long time, but I feel confused. The only progress is to add SNMP re...
yl20084784 stm32/stm8
EEWORLD University Hall----FPGA access to HPS memory experiment
FPGA access to HPS memory experiment : https://training.eeworld.com.cn/course/2097FPGA access to HPS memory experiment...
chenyy FPGA/CPLD
bmp bitmap file format
How to make the dot matrix into a bmp bitmap (pure black and white without other colors) file format? My email address is liuqiang007008@126.com...
u0no1 Embedded System
GaAs multi-band CNC 0-360 degree phase shifter
This paper introduces a GaAs monolithic active phase shifter that can cover 1JI-}, L, S and C bands. The device is combined with a 900 hybrid coupling circuit to produce a phase shift from 0 to 90 in ...
JasonYoo Analog electronics
Study on digital filter to filter out power frequency and harmonic interference in electronic measurement system
Study on digital filter to filter out power frequency and harmonic interference in electronic measurement system...
feifei FPGA/CPLD
baobab
chicken [8-|]...
SUMMER20051203 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2323  1480  308  2207  2909  47  30  7  45  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号