54122-120-22-1000RLF datasheet, PDF

54122-120-22-1000RLF: DescriptionBoard Connector, 44 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-120-22-1000RLF Overview

Board Connector, 44 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.394 inch
body length	2.2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	44

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

A small question about nios ii: I am using version 11.0 and I followed the examples I found to learn how to do it. After building the project, right-click the project name and click the system library property option to set it. But ...; xiha FPGA/CPLD

[Small Survey] What kind of modules do you expect to have?: Based on TI analog devices, what functions do you expect from the module? :)...; EEWORLD社区 Analogue and Mixed Signal

Design of running water lamp based on msp430F2111: The code I wrote below cannot be simulated in proteus. void main( void ) {// Stop watchdog timer to prevent time out resetWDTCTL = WDTPW + WDTHOLD;TACTL=TASSEL_2+ID_1+MC_1;CCTL0|=CCIE;CCR0=50000;P2DIR...; milkman Microcontroller MCU

Solution to the error "bash-3.2" after entering LINUX: After entering Linux, the prompt displays -bash-3.2My username suddenly became bash-3.2#Correct answer 1:The reason is that files such as /.bashrc in your home under root are deletedSolution: cp -a /e...; wanghongyang Linux and Android

【Signal Processing】: Classic material "FPGA Implementation of Digital Signal Processing" Chinese and English versions, etc.: 最近恰好在研究数字信号处理的FPGA实现问题，搜集了几本实用的书籍：《数字信号处理的FPGA实现》及其所附带光盘的vhdl、verilog代码，挺有用的大家可以看看，还有无线通信FPGA设计田耕等编著的《无线通信FPGA设计》及其matlab和verilog代码XILINX指定的培训教材：《无线通信的MATLAB和FPGA实现》[西瑞克斯] Attached: All Verilog so...; mlk123 FPGA/CPLD

Good book recommendation--------"100 Examples of Microwave RF Circuit Design and Simulation": [size=6][b]下载：[/b][/size]...; dontium RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components