54122-412-41-1700RLF datasheet, PDF

54122-412-41-1700RLF: DescriptionBoard Connector, 82 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-412-41-1700RLF Overview

Board Connector, 82 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	306151785
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	9.4
body width	0.19 inch
subject depth	0.669 inch
body length	4.1 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	82

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

[Design Tools] Xilinx's power consumption evaluation tool has launched a portable version (IPhone Android): Xilinx's power estimation tool has been released in a portable version. It now supports portable devices on IOS and Android platforms . It is free. The specific download address is as follows. Xilinx ...; ddllxxrr FPGA/CPLD

Application of Cadence's EDA Verification Tools in SOC Design: Verification is an extremely important part in ASIC and SOC design. Cadence's NC-Verilog simulator (and its earlier product Verilog-XL) is used to simulate digital logic circuits written in Verilog la...; mengzhong FPGA/CPLD

stm32 debugging in RAM: When debugging in RAM, I found that when using systick, it always died in the delay function, but after downloading flash, there was no problem. I don't know what's going on. I wonder if any hero know...; rosicky stm32/stm8

The Sate210-F learning development board wince/android user manual has been written, welcome to download and review: ...; gooogleman Embedded System

[EEWORLD Special] The Enmity Between SMIC and TSMC: [url=https://www.eeworld.com.cn/zhuanti/20091113foundry/20091113foundry.html]https://www.eeworld.com.cn/zhuanti/20091113foundry/20091113foundry.html[/url] Welcome to post and participate in the discus...; soso PCB Design

Stare at pictures to find inspiration: [i=s]This post was last edited by btty038 on 2020-8-23 14:08[/i]Source: Electronic Forest, Author: Teacher SuI wish you all a happy weekend!...; btty038 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components