EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LP2992IM5-2.5

Description
5 V FIXED POSITIVE LDO REGULATOR, 0.85 V DROPOUT, PDSO6
CategoryPower/power management    The power supply circuit   
File Size590KB,15 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric

LP2992IM5-2.5 Overview

5 V FIXED POSITIVE LDO REGULATOR, 0.85 V DROPOUT, PDSO6

LP2992IM5-2.5 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNational Semiconductor(TI )
package instructionSOT-23, 5 PIN
Reach Compliance Code_compli
ECCN codeEAR99
AdjustabilityFIXED
Maximum drop-back voltage 10.85 V
Nominal dropback voltage 10.45 V
Maximum absolute input voltage16 V
Maximum input voltage16 V
Minimum input voltage3.5 V
JESD-30 codeR-PDSO-G5
JESD-609 codee0
length2.92 mm
Maximum grid adjustment rate0.01%
Humidity sensitivity level1
Number of functions1
Output times1
Number of terminals5
Working temperatureTJ-Max125 °C
Operating temperatureTJ-Mi-40 °C
Maximum output current 10.25 A
Maximum output voltage 12.625 V
Minimum output voltage 12.375 V
Nominal output voltage 12.5 V
Package body materialPLASTIC/EPOXY
encapsulated codeLSSOP
Encapsulate equivalent codeTSOP5/6,.11,37
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE, SHRINK PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height1.22 mm
surface mountYES
technologyBIPOLAR
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
Maximum voltage tolerance5%
width1.6 mm
h05mixddst02v231.lib process library
I'm in urgent need of h05mixddst02v231.lib process library. If anyone has it, please share it with me....
159480 PCB Design
Multiplexing problem?
How to convert multi-channel signals into single-channel signal output...
eeleader FPGA/CPLD
Audio circuits stacked together
[color=#000][backcolor=rgb(230, 246, 230)][font=Tahoma, Helvetica, SimSun, sans-serif]I want to add the left and right channels of the mobile phone output together, then pass through the power amplifi...
麻袋 Analog electronics
EE_FPGA V2.0 Schematic
...
chenzhufly FPGA/CPLD
I have never been very clear about differential lines. Do the differential lines on this four-layer board need to be grounded? Can any expert give me some advice?
I just changed my job from another industry and only attended some training. I have only a vague understanding of some issues. I read some information online and found that some differential lines req...
asionl PCB Design
God help me
Can the masters write a separately excited DC motor control program based on tms320f2812?...
zxp196266 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1608  2540  452  1741  2238  33  52  10  36  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号