EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LP3881ES-1.8

Description
1.5 V FIXED POSITIVE LDO REGULATOR, 0.19 V DROPOUT, PDSO8
CategoryPower/power management    The power supply circuit   
File Size740KB,12 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric

LP3881ES-1.8 Overview

1.5 V FIXED POSITIVE LDO REGULATOR, 0.19 V DROPOUT, PDSO8

LP3881ES-1.8 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNational Semiconductor(TI )
package instructionMOLDED, TO-263, 5 PIN
Reach Compliance Code_compli
ECCN codeEAR99
AdjustabilityFIXED
Maximum drop-back voltage 10.16 V
Nominal dropback voltage 10.075 V
Maximum absolute input voltage6 V
Maximum input voltage5.5 V
Minimum input voltage1.96 V
JESD-30 codeR-PSSO-G5
JESD-609 codee0
length10.16 mm
Humidity sensitivity level3
Number of functions1
Output times1
Number of terminals5
Working temperatureTJ-Max125 °C
Operating temperatureTJ-Mi-40 °C
Maximum output current 10.8 A
Maximum output voltage 11.854 V
Minimum output voltage 11.746 V
Nominal output voltage 11.8 V
Package body materialPLASTIC/EPOXY
encapsulated codeTO-263
Encapsulate equivalent codeSMSIP5H,.6,67TB
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingRAIL
Peak Reflow Temperature (Celsius)235
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height4.8 mm
surface mountYES
technologyCMOS
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.7 mm
Terminal locationSINGLE
Maximum time at peak reflow temperature30
Maximum voltage tolerance3%
width8.64 mm
About 求余%, 乘* 除/ 电影 电影
test_freq[31:0]; base_cnt_reg[31:0]; test_cnt_reg[31:0]; test_freq = 50000000 * test_cnt_reg / base_cnt_reg; test_freq = 50000000 / base_cnt_reg * test_cnt_reg ; What's the difference? These two sente...
wall_e FPGA/CPLD
[Ask TI] How to connect the hardware of Stelleris series ARM chips using SWD
Since the SWD method seems to use two fewer IO ports than the JTAG method for simulation and debugging, I want to keep only the SWD debugging interface for products in the future. After looking at the...
古道热肠MP3 Microcontroller MCU
Question: How to use IImage in EVC Emulator?
Why does CoCreateInstance fail and return -2147221164 when using IImage in EVC's Emulator? What should I do? First aid! Thank you!...
luoxianbo Embedded System
Simple information about basic electronic knowledge collected for job hunting
I have summarized some written test and interview questions, mostly about digital circuits. I hope you can give me more comments after reading them. [[i] This post was last edited by linda_xia on 2010...
linda_xia Analog electronics
There is a question directly asked - about adding test logic to the logic
Hello, Mr. Xia, I am debugging and want to locate whether there is a problem in the design. Therefore, I added some logic circuits to the original design to check the data I sent. I just added them to...
lisely FPGA/CPLD
State Grid Corporation of China finally listed: "Fourth operator" encounters "long-standing difficulties"
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:53[/i] After four years, China Radio and Television Network Co., Ltd. (hereinafter referred to as SGCC) finally went public. On May 28,...
azhiking Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1964  557  2081  1460  981  40  12  42  30  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号