LP3999ITLX-2.8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> LP3999ITLX-2.8

LP3999ITLX-2.8: DescriptionFIXED POSITIVE LDO REGULATOR; CategoryPower/power management The power supply circuit; File Size679KB，12 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric Compare

LP3999ITLX-2.8 Overview

FIXED POSITIVE LDO REGULATOR

LP3999ITLX-2.8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	National Semiconductor（TI ）
package instruction	MICRO, SMD-5
Reach Compliance Code	not_compliant
ECCN code	EAR99
Adjustability	FIXED
Maximum drop-back voltage 1	0.1 V
Nominal dropback voltage 1	0.06 V
Maximum absolute input voltage	6.5 V
Maximum input voltage	6 V
Minimum input voltage	2.5 V
JESD-30 code	R-PBGA-B5
JESD-609 code	e0
length	1.438 mm
Maximum grid adjustment rate	0.00616%
Maximum load regulation	0.00834%
Humidity sensitivity level	1
Number of functions	1
Output times	1
Number of terminals	5
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-40 °C
Maximum output current 1	0.15 A
Maximum output voltage 1	2.884 V
Minimum output voltage 1	2.716 V
Nominal output voltage 1	2.8 V
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Encapsulate equivalent code	BGA5,3X3,17/10
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	0.675 mm
surface mount	YES
technology	CMOS
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	0.5 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	40
Maximum voltage tolerance	3%
width	1.006 mm

LP3999ITLX-2.8 Related Products

	LP3999ITLX-2.8	LP3999ITL-1.5	LP3999ITL-1.5NOPB	LP3999ITL-1.8	LP3999ITL-1.875	LP3999ITL-2.4NOPB	LP3999ITL-2.5	LP3999ITLX-3.3NOPB	LP3999_06
Description	FIXED POSITIVE LDO REGULATOR	FIXED POSITIVE LDO REGULATOR	FIXED POSITIVE LDO REGULATOR	FIXED POSITIVE LDO REGULATOR	FIXED POSITIVE LDO REGULATOR	FIXED POSITIVE LDO REGULATOR	FIXED POSITIVE LDO REGULATOR	FIXED POSITIVE LDO REGULATOR	FIXED POSITIVE LDO REGULATOR
package instruction	MICRO, SMD-5	MICRO, SMD-5	-	MICRO, SMD-5	VFBGA,	-	MICRO, SMD-5	-	-
Reach Compliance Code	not_compliant	_compli	-	_compli	unknow	-	_compli	-	-
ECCN code	EAR99	EAR99	-	EAR99	EAR99	-	EAR99	-	-
Maximum input voltage	6 V	6 V	-	6 V	6 V	-	6 V	-	-
Minimum input voltage	2.5 V	2.5 V	-	2.5 V	2.5 V	-	2.5 V	-	-
JESD-30 code	R-PBGA-B5	R-PBGA-B5	-	R-PBGA-B5	R-PBGA-B5	-	R-PBGA-B5	-	-
length	1.438 mm	1.438 mm	-	1.438 mm	1.438 mm	-	1.438 mm	-	-
Number of functions	1	1	-	1	1	-	1	-	-
Number of terminals	5	5	-	5	5	-	5	-	-
Working temperatureTJ-Max	125 °C	125 °C	-	125 °C	125 °C	-	125 °C	-	-
Maximum output current 1	0.15 A	0.15 A	-	0.15 A	0.15 A	-	0.15 A	-	-
Maximum output voltage 1	2.884 V	1.575 V	-	1.875 V	1.95 V	-	2.575 V	-	-
Minimum output voltage 1	2.716 V	1.425 V	-	1.725 V	1.8 V	-	2.425 V	-	-
Nominal output voltage 1	2.8 V	1.5 V	-	1.8 V	1.875 V	-	2.5 V	-	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	-	-
encapsulated code	VFBGA	VFBGA	-	VFBGA	VFBGA	-	VFBGA	-	-
Package shape	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	-	-
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	-	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	-	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	-	-
Certification status	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified	-	Not Qualified	-	-
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	-	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	-	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	-	-
Maximum seat height	0.675 mm	0.675 mm	-	0.675 mm	0.675 mm	-	0.675 mm	-	-
surface mount	YES	YES	-	YES	YES	-	YES	-	-
Terminal form	BALL	BALL	-	BALL	BALL	-	BALL	-	-
Terminal pitch	0.5 mm	0.5 mm	-	0.5 mm	0.5 mm	-	0.5 mm	-	-
Terminal location	BOTTOM	BOTTOM	-	BOTTOM	BOTTOM	-	BOTTOM	-	-
width	1.006 mm	1.006 mm	-	1.006 mm	1.006 mm	-	1.006 mm	-	-

Recommended Resources

Do you know about the new digital signal controller?

LM1894 principle and application (a)

Chennuxi brand BCD-180 refrigerator circuit

Inclination sensor thermal wire circuit diagram a

Infrared remote control music socket circuit (1)

Computer motherboard circuit diagram 820 1_42

Please advise: How to extract short-time high-frequency signal features?: [color=#000][font=宋体, "][size=13px]is a decaying forward signal, which is similar to a gradually decaying sine wave. [/size][/font][/color][color=#000][font=宋体, "][size=13px]Its duration is about 0.2 ...; hitmanman Analog electronics

Introduction to Gizwits Mini Programs: WebSocket Web Page Control: Introduction to Gizwits Mini Programs: WebSocket Web Page ControlThe JS remote control device of Gizwits Web version is realized by calling the Open API and WebSocket API opened by Gizwits. This is th...; z3512641347 Programming Basics

32-bit unsigned divider: Although there are division instructions in the Verilog HDL language, the divisor in the division operator must be a power of 2, so it is impossible to implement division with a divisor of any integer...; eeleader FPGA/CPLD

How to set the pad through-hole type in protel?: How to set the pad through-hole type in protel? How to change the round through-hole to a rectangular one?...; pwf625 PCB Design

How to assign values to multiple IO ports at the same time?: I would like to ask, for different IOs, such as GPIOA1, A2, A3, B1, B2, B3, C1, C2, can I use a structure to write these eight non-continuous IO ports into a group, and then assign values to this grou...; 玻璃之城2046 stm32/stm8

EEWORLD University ---- Miz702 zynq video beginner tutorial (Milinke): Miz702 zynq video beginner tutorial (Milink) : https://training.eeworld.com.cn/course/5654Miz702 video for fresh man, about development environment, ZYNQ GPIO, ADC, DDR, AXI and other contents...; 木犯001号 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components