LPE6562ER472MG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> LPE6562ER472MG

Preview

LPE6562ER472MG: Description1 ELEMENT, 4700 uH, GENERAL PURPOSE INDUCTOR, SMD; CategoryPassive components; File Size109KB，3 Pages; ManufacturerVishay; Websitehttp://www.vishay.com

Download Datasheet View All

LPE6562ER472MG Overview

1 ELEMENT, 4700 uH, GENERAL PURPOSE INDUCTOR, SMD

Preview

Download Datasheet

View All

LPE-6562

Vishay Dale

Surface Mount Transformers/Inductors,

Gapped and Ungapped, Custom Configurations Available

ELECTRICAL SPECIFICATIONS

(Multiple winds are connected in parallel)

Inductance Range:

10 µH to 330 000 µH, measured at 0.10 V RMS

at 10 kHz without DC current, using an HP 4263A or HP 4284A

impedance analyzer

DC Resistance Range:

0.03

to 53.7

Ω,

measured at + 25 °C ± 5 °C

Rated Current Range:

3.00 amps to 0.06 amps

Dielectric Withstanding Voltage:

500 V RMS, 60 Hz, 5 seconds

RoHS

COMPLIANT

DIMENSIONS

in inches [millimeters]

Pad Layout

0.092 [2.34] Pad Dimensions

Typical, 10 places

0.100 [2.54]

0.058

[1.47]

0.545

[13.84]

0.603

[15.32]

Reference Only

Typical

4 places

STANDARD ELECTRICAL SPECIFICATIONS

MODEL

Ungapped Models (A)

LPE6562ER221NU

220

± 30 %

0.28

0.90

N/A

LPE6562ER331NU

330

± 30 %

0.34

0.81

N/A

LPE6562ER471NU

470

± 30 %

0.40

0.74

N/A

LPE6562ER681NU

680

± 30 %

0.48

0.67

N/A

LPE6562ER102NU

1000 ± 30 %

0.59

0.61

LPE6562ER152NU

1500 ± 30 %

0.72

0.55

N/A

LPE6562ER222NU

2200 ± 30 %

0.87

0.50

N/A

LPE6562ER332NU

3300 ± 30 %

1.07

0.45

N/A

LPE6562ER472NU

4700 ± 30 %

1.27

0.41

N/A

LPE6562ER682NU

6800 ± 30 %

1.53

0.38

N/A

10 000 ± 30 %

1.86

0.34

N/A

LPE6562ER103NU

N/A

2.27

0.31

LPE6562ER153NU

15 000 ± 30 %

8.67

0.16

N/A

LPE6562ER223NU

22 000 ± 30 %

33 000 ± 30 %

10.6

0.14

N/A

LPE6562ER333NU

12.7

0.13

N/A

LPE6562ER473NU

47 000 ± 30 %

15.2

0.12

N/A

68 000 ± 30 %

LPE6562ER683NU

18.5

0.11

N/A

LPE6562ER104NU

10 000 ± 30 %

37.7

0.08

N/A

LPE6562ER154NU

150 000 ± 30 %

45.6

0.07

N/A

LPE6562ER224NU

220 000 ± 30 %

53.7

0.06

N/A

LPE6562ER334NU

330 000 ± 30 %

Gapped Models (B)

LPE6562ER100MG

± 20 %

0.03

3.09

5.055

LPE6562ER150MG

± 20 %

0.04

2.79

4.160

LPE6562ER220MG

± 20 %

0.05

2.26

3.460

LPE6562ER330MG

± 20 %

0.08

1.81

2.840

LPE6562ER470MG

± 20 %

0.12

1.48

2.390

LPE6562ER680MG

± 20 %

0.19

1.20

1.990

0.29

0.98

1.650

LPE6562ER101MG

100

± 20 %

0.45

0.78

1.350

LPE6562ER151MG

150

0.54

0.71

1.115

LPE6562ER221MG

220

± 20 %

0.57

0.912

LPE6562ER331MG

330

± 20 %

0.84

1.24

0.47

0.765

LPE6562ER471MG

470

± 20 %

0.637

LPE6562ER681MG

680

± 20 %

1.89

0.38

0.31

0.526

LPE6562ER102MG

1000 ± 20 %

2.91

4.50

0.25

0.430

LPE6562ER152MG

1500 ± 20 %

LPE6562ER222MG

2200 ± 20 %

6.90

0.20

0.355

LPE6562ER332MG

3300 ± 20 %

10.4

0.16

0.290

0.13

0.243

15.7

LPE6562ER472MG

4700 ± 20 %

* DC current that will create a maximum temperature rise of 30 °C when applied at + 25 °C

ambient. ** DC current that will typically reduce the initial inductance by 20 %.

UNGAPPED MODELS:

Highest possible inductance with the lowest DCR and highest Q

capability. Beneficial in filter, impedance matching and line coupling devices.

GAPPED MODELS:

Capable of handling large amounts of DC current, tighter inductance

tolerance with better temperature stability than ungapped models. Beneficial in DC to DC

converters or other circuits carrying DC currents or requiring inductance stability over a

temperature range.

IND.

(µH)

IND.

TOL.

DCR MAX. RATED* SATURATING

SCHEMATIC MAX. DC CURRENT CURRENT**

LETTER

(Ω)

(Amps)

Dimensional Outline

0.606

[15.39]

Max.

0.335 [8.51]

Max.

0.695

[17.65]

Max.

0.100

[2.54]

Typ.

0.575

[14.60]

0.028

[0.71]

0.028

[0.71]

Foot print Diagram

NOTE:

Pad layout guidelines per MIL-STD-275E

(printed wiring for electronic equipment).

Tolerances: xx ± 0.01" [± 0.25 mm]. xxx ± 0.005"

[± 0.12 mm].

The underside of these components contains

metal and thus should not come into contact with

active circuit traces.

DESCRIPTION

LPE

6562

1000 µH

± 30 %

MODEL SIZE INDUCTANCE

VALUE

INDUCTANCE TOLERANCE CORE PACKAGE CODE JEDEC LEAD (Pb)-FREE STANDARD

GLOBAL PART NUMBER

SIZE

INDUCTANCE

VALUE

TOL.

CORE

PRODUCT FAMILY

PACKAGE

CODE

NOTE Series is also available with SnPb terminations by using package code RY for tape and reel (in place of ER) or SM for bulk (in place of EB).

Document Number: 34066

Revision: 10-Oct-08

For technical questions, contact: magnetics@vishay.com

www.vishay.com

159

Recommended Resources

Shuanglu brand BD-100 refrigerator circuit

PT2275 (universal) infrared remote control decoding circuit

Threshold signal generator circuit using TcA965

Fixed three-terminal regulator output voltage adjustable circuit

Three-phase motor contactor auxiliary contact interlock commutation circuit

Video amplifier circuit: TDA6101

The digital filter in DSP is like this: A digital filter is an algorithm or device composed of a digital multiplier, an adder, and a delay unit. The function of a digital filter is to process the digital code of the input discrete signal in...; Jacktang DSP and ARM Processors

Please help me find the program of FPGA controlling LCD 1602: : This program is written in VHDL. Here is the program: LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY LC IS PORT(RS,RW:OUT STD_LOGIC; ENA:OUT STD_LOGIC; CLK:IN STD...; crystal3379 Embedded System

LaunchPad example development, whether it is useful or not depends on the individual--the teacher just gave it: :):):)...; 1712588322 Microcontroller MCU

Strong 51 MCU knowledge is essential for the competition: [i=s] This post was last edited by paulhyde on 2014-9-15 09:24 [/i] Strong 51 MCU knowledge is required for the competition...; woshishiyanshj Electronics Design Contest

I want to compare data inside FPGA and output the maximum value, but there is a problem during simulation. I hope you can answer this question!: Let me first tell you my idea: I want to continuously send 8-bit data to the FPGA, and then send out the previous largest data (so I need to keep comparing) when a certain IO port is at a high level. ...; HDU_Kingso FPGA/CPLD

HT46R47 controls multi-point temperature acquisition system: For those who do scientific research, this can be said to be the most classic example....; rain Industrial Control Electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components